summaryrefslogtreecommitdiff
path: root/recipes/linux/linux-ea3250-2.6.27.8/kernel-arm-2.6.27.8-lpc32xx_update5_fix.patch
diff options
context:
space:
mode:
authorRuud Althuizen <ruud@il.fontys.nl>2010-02-01 13:36:24 +0100
committerFrans Meulenbroeks <fransmeulenbroeks@gmail.com>2010-02-12 22:43:26 +0100
commitfb1e00bdcdce8dfc516ab7aba3664df15b124159 (patch)
tree4c22d99d2b419b1e85046d6b6ebcd063648796d1 /recipes/linux/linux-ea3250-2.6.27.8/kernel-arm-2.6.27.8-lpc32xx_update5_fix.patch
parent41f1d9de92fa5857c886cab5fa0fcf0835c1a29c (diff)
linux-ea3250: New recipe
This is a kernel recipe for the LPC32XX (LPC3250) based Embedded Artists development board. It uses public patches provided by NXP and Embedded Artists. The other two patches provide drivers for the PWM capabilities and fix one NXP patch. It can be generalized for use with the PHYTEC LPC3250 development board. Signed-off-by: Frans Meulenbroeks <fransmeulenbroeks@gmail.com>
Diffstat (limited to 'recipes/linux/linux-ea3250-2.6.27.8/kernel-arm-2.6.27.8-lpc32xx_update5_fix.patch')
-rw-r--r--recipes/linux/linux-ea3250-2.6.27.8/kernel-arm-2.6.27.8-lpc32xx_update5_fix.patch21
1 files changed, 21 insertions, 0 deletions
diff --git a/recipes/linux/linux-ea3250-2.6.27.8/kernel-arm-2.6.27.8-lpc32xx_update5_fix.patch b/recipes/linux/linux-ea3250-2.6.27.8/kernel-arm-2.6.27.8-lpc32xx_update5_fix.patch
new file mode 100644
index 0000000000..004e34d222
--- /dev/null
+++ b/recipes/linux/linux-ea3250-2.6.27.8/kernel-arm-2.6.27.8-lpc32xx_update5_fix.patch
@@ -0,0 +1,21 @@
+diff -Naur -X linux/Documentation/dontdiff linux-2.6.27.8/arch/arm/mach-lpc32xx/board-ea3250.c linux-2.6.27.8-new/arch/arm/mach-lpc32xx/board-ea3250.c
+--- linux-2.6.27.8/arch/arm/mach-lpc32xx/board-ea3250.c 2010-01-05 12:06:37.000000000 +0100
++++ linux-2.6.27.8-new/arch/arm/mach-lpc32xx/board-ea3250.c 2010-01-05 12:08:50.000000000 +0100
+@@ -429,7 +429,7 @@
+ .width = -1,
+ .height = -1,
+ .tim2 = (CLCDC_LCDTIMING2_IVS | CLCDC_LCDTIMING2_IHS |
+- CLCD_LCDTIMING2_IPC),
++ CLCDC_LCDTIMING2_IPC),
+ .cntl = (CNTL_BGR | CLCDC_LCDCTRL_TFT | CNTL_LCDVCOMP(1) |
+ CLCDC_LCDCTRL_BPP16_565),
+ .bpp = 16,
+@@ -460,7 +460,7 @@
+ .width = -1,
+ .height = -1,
+ .tim2 = (CLCDC_LCDTIMING2_IVS | CLCDC_LCDTIMING2_IHS |
+- CLCD_LCDTIMING2_IPC),
++ CLCDC_LCDTIMING2_IPC),
+ .cntl = (CNTL_BGR | CLCDC_LCDCTRL_TFT | CNTL_LCDVCOMP(1) |
+ CLCDC_LCDCTRL_BPP16_565),
+ .bpp = 16,