summaryrefslogtreecommitdiff
path: root/meta/packages/binutils/binutils-2.20.1/binutils-2.16.1-e300c2c3.patch
diff options
context:
space:
mode:
authorNitin A Kamble <nitin.a.kamble@intel.com>2010-06-03 18:53:37 -0700
committerSaul Wold <Saul.Wold@intel.com>2010-06-10 15:02:50 -0700
commit7c9ec39bb9d3489d70f65aa8814593a1eb8985c7 (patch)
tree964ef1b6cae255a3695943ff7061abacb5d51ea3 /meta/packages/binutils/binutils-2.20.1/binutils-2.16.1-e300c2c3.patch
parent75ea8478629e8c87db43d9b56b8d14bef4376c2c (diff)
downloadopenembedded-core-7c9ec39bb9d3489d70f65aa8814593a1eb8985c7.tar.gz
openembedded-core-7c9ec39bb9d3489d70f65aa8814593a1eb8985c7.tar.bz2
openembedded-core-7c9ec39bb9d3489d70f65aa8814593a1eb8985c7.zip
binutils: upgrade to version 2.20.1
Added a entry for bugtracker. updated LICENSE updated LIC_FILES_CHKSUM The x86 build of binutils is working fine. Signed-off-by: Nitin A Kamble <nitin.a.kamble@intel.com>
Diffstat (limited to 'meta/packages/binutils/binutils-2.20.1/binutils-2.16.1-e300c2c3.patch')
-rw-r--r--meta/packages/binutils/binutils-2.20.1/binutils-2.16.1-e300c2c3.patch18
1 files changed, 18 insertions, 0 deletions
diff --git a/meta/packages/binutils/binutils-2.20.1/binutils-2.16.1-e300c2c3.patch b/meta/packages/binutils/binutils-2.20.1/binutils-2.16.1-e300c2c3.patch
new file mode 100644
index 0000000000..dfe9b18e17
--- /dev/null
+++ b/meta/packages/binutils/binutils-2.20.1/binutils-2.16.1-e300c2c3.patch
@@ -0,0 +1,18 @@
+Adds support for Freescale Power architecture e300c2 and e300c3 cores.
+http://www.bitshrine.org/gpp/tc-fsl-x86lnx-e300c3-nptl-4.0.2-2.src.rpm
+
+Leon Woestenberg <leonw@mailcan.com>
+
+Index: binutils-2.19.51.0.3/opcodes/ppc-dis.c
+===================================================================
+--- binutils-2.19.51.0.3.orig/opcodes/ppc-dis.c 2009-04-16 00:38:45.000000000 -0700
++++ binutils-2.19.51.0.3/opcodes/ppc-dis.c 2009-04-16 00:43:56.000000000 -0700
+@@ -132,6 +132,8 @@
+ | PPC_OPCODE_POWER6 | PPC_OPCODE_POWER7 | PPC_OPCODE_ALTIVEC
+ | PPC_OPCODE_VSX),
+ 0 },
++ { "pmr", (PPC_OPCODE_PMR),
++ 0 },
+ { "ppc", (PPC_OPCODE_PPC | PPC_OPCODE_CLASSIC | PPC_OPCODE_32),
+ 0 },
+ { "ppc32", (PPC_OPCODE_PPC | PPC_OPCODE_CLASSIC | PPC_OPCODE_32),