1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
|
Index: linux-2.6.24/arch/arm/mach-pxa/pxa27x.c
===================================================================
--- linux-2.6.24.orig/arch/arm/mach-pxa/pxa27x.c
+++ linux-2.6.24/arch/arm/mach-pxa/pxa27x.c
@@ -25,6 +25,10 @@
#include <asm/arch/pm.h>
#include <asm/arch/dma.h>
+#ifdef CONFIG_PXA_EZX
+#include <asm/arch/ezx.h>
+#endif
+
#include "generic.h"
#include "devices.h"
#include "clock.h"
@@ -231,7 +235,12 @@
void pxa27x_cpu_pm_restore(unsigned long *sleep_save)
{
/* ensure not to come back here if it wasn't intended */
+#ifdef CONFIG_PXA_EZX
+ *(unsigned long *)(phys_to_virt(RESUME_ADDR)) = 0;
+ *(unsigned long *)(phys_to_virt(FLAG_ADDR)) = OFF_FLAG;
+#else
PSPR = 0;
+#endif
/* restore registers */
RESTORE_GPLEVEL(0); RESTORE_GPLEVEL(1);
@@ -281,7 +290,13 @@
break;
case PM_SUSPEND_MEM:
/* set resume return address */
+#ifdef CONFIG_PXA_EZX
+ /* set EZX flags for blob - WM */
+ *(unsigned long *)(phys_to_virt(RESUME_ADDR)) = virt_to_phys(pxa_cpu_resume);
+ *(unsigned long *)(phys_to_virt(FLAG_ADDR)) = SLEEP_FLAG;
+#else
PSPR = virt_to_phys(pxa_cpu_resume);
+#endif
pxa27x_cpu_suspend(PWRMODE_SLEEP);
break;
}
Index: linux-2.6.24/arch/arm/mach-pxa/ezx.c
===================================================================
--- linux-2.6.24.orig/arch/arm/mach-pxa/ezx.c
+++ linux-2.6.24/arch/arm/mach-pxa/ezx.c
@@ -18,6 +18,7 @@
#include <asm/arch/pxafb.h>
#include <asm/arch/pxa-regs.h>
#include <asm/arch/ohci.h>
+#include <asm/arch/system.h>
#include <asm/arch/ezx.h>
#include <asm/arch/ezx-bp.h>
@@ -108,8 +109,53 @@
&ezxbp_device,
};
+/* PM */
+extern int bp_handshake_passed(void);
+
+static void ezx_reboot_poweroff(char mode)
+{
+ *(unsigned long *)(phys_to_virt(BPSIG_ADDR)) = NO_FLAG;
+ cpu_proc_fin();
+
+#ifdef CONFIG_EZX_BP
+ if (pxa_gpio_get_value(GPIO_BB_WDI) == 0) {
+ *(unsigned long *)(phys_to_virt(BPSIG_ADDR)) = WDI_FLAG;
+
+ /* reset BP */
+ pxa_gpio_set_value(GPIO_BB_RESET, 0);
+ mdelay(1);
+ pxa_gpio_set_value(GPIO_BB_RESET, 1);
+
+ if (mode == 'z') {
+ arch_reset('h');
+ while (1);
+ }
+ }
+#endif
+ if (mode == 'z')
+ /* Panic! Ask PCAP to turn both processors off */
+ pxa_gpio_set_value(GPIO_WDI_AP, 0);
+ else
+ arm_machine_restart(mode);
+
+ while (1);
+}
+
+static inline void ezx_poweroff(void)
+{
+ ezx_reboot_poweroff('z');
+}
+
+static inline void ezx_restart(char mode)
+{
+ ezx_reboot_poweroff(mode);
+}
+
static int __init ezx_init(void)
{
+ pm_power_off = ezx_poweroff;
+ arm_pm_restart = ezx_restart;
+
CKEN = (1 << CKEN_OSTIMER) | (1 << CKEN_MEMC);
pxa_gpio_mode(GPIO_ICL_FFRXD_MD);
|
