summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorHarsh Sharma <harsh.sharma@multitech.com>2021-02-18 17:43:35 -0600
committerHarsh Sharma <harsh.sharma@multitech.com>2021-02-18 17:43:35 -0600
commita830a750a8fbb37df12332546950904655772772 (patch)
tree4645a8253dacad92516e2e8c85de4ff7966b7ce6
parent311d3c2cfbfdc1fc27afa4b9d57099d20b47fc5b (diff)
downloadmts-id-eeprom-a830a750a8fbb37df12332546950904655772772.tar.gz
mts-id-eeprom-a830a750a8fbb37df12332546950904655772772.tar.bz2
mts-id-eeprom-a830a750a8fbb37df12332546950904655772772.zip
updated default mtcdt3ac spi paths
-rw-r--r--src/mts_fpga_reg.h4
1 files changed, 2 insertions, 2 deletions
diff --git a/src/mts_fpga_reg.h b/src/mts_fpga_reg.h
index 7803802..39fbe14 100644
--- a/src/mts_fpga_reg.h
+++ b/src/mts_fpga_reg.h
@@ -35,8 +35,8 @@ typedef struct mts {
#define SPI_DEV_PATH_AP2 "/dev/spidev32765.2"
#define SPI_DEV_PATH_MTCAP "/dev/spidev0.1"
#define SPI_DEV_PATH_MTCDT "/dev/spidev0.0"
-#define SPI_DEV_PATH_MTCDT3_AP1 "/dev/spidev0.0"
-#define SPI_DEV_PATH_MTCDT3_AP2 "/dev/spidev1.0"
+#define SPI_DEV_PATH_MTCDT3_AP1 "/dev/spidev0.2"
+#define SPI_DEV_PATH_MTCDT3_AP2 "/dev/spidev1.2"
#define MTCDT "MTAC-LORA-1.5"
#define MTCDT3 "MTCDT3B-0.0"
#define MTCAP "MTCAP-LORA-1.5"