summaryrefslogtreecommitdiff
path: root/mtcdt/ap2-lora-0.0.dtso
blob: cdeddcf14752f4bf0bb127c75e62f7d7f67c694d (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
/* 
 * DTS overlay for MTCDT 0.0/0.1 hardware versions.
 */

/dts-v1/;

/*
 * Location(s):
 * Put: MTCDT/0.0/lora/ap2-lora.dtbo
 * Link: MTCDT/0.2/lora/ap2-lora.dtbo
 * Link: MTCDTIP/0.0/lora/ap2-lora.dtbo
 * Link: MTCDTIP/0.1/lora/ap2-lora.dtbo
 */

#include <dt-bindings/dma/at91.h>
#include <dt-bindings/pinctrl/at91.h>
#include <dt-bindings/interrupt-controller/irq.h>
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/clock/at91.h>
#include <dt-bindings/gpio/mt-at91.h>

/ {
    compatible = "atmel,at91sam9g25ek", "atmel,at91sam9x5ek", "atmel,at91sam9x5", "atmel,at91sam9";
    model = "Multi-Tech Systems MTCDT-0.0";
    fragment@0 {
        target-path = "/ahb/apb/spi@f0004000";
        __overlay__ {
            status = "okay";
            cs-gpios = <GPIO2_PH 15 0>, <GPIO2_PH 16 0>, <GPIO2_PH 17 0>, <GPIO2_PH 18 0>;
            ap2-spi@0 {
                compatible = "mts,mtac";
                spi-max-frequency = <20000000>;
                reg = <0>;
            };
            ap2-spi@1 {
                compatible = "mts,mtac";
                spi-max-frequency = <1000000>;
                reg = <1>;
            };
            ap2-spi@2 {
                compatible = "mts,mtac";
                spi-max-frequency = <2000000>;
                reg = <2>;
            };
            ap2-din@3 {
                compatible = "mts-io-ap2-din";
                spi-max-frequency = <1000000>;
                reg = <3>;
            };
        }; /*overlay*/
    }; /*fragment@0*/
};