summaryrefslogtreecommitdiff
path: root/mtcdt/ap1-gpiob-0.0.dtso
blob: 17b3e7858d9f8ac382428be6cdd812826413e93d (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
/* 
 * DTS overlay for MTCDT 0.0 hardware version.
 */

/dts-v1/;

/*
 * Location(s):
 * Put: MTCDT/0.0/ap1-gpiob.dtbo
 */

#include <dt-bindings/dma/at91.h>
#include <dt-bindings/pinctrl/at91.h>
#include <dt-bindings/interrupt-controller/irq.h>
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/clock/at91.h>


/ {
    compatible = "atmel,at91sam9g25ek", "atmel,at91sam9x5ek", "atmel,at91sam9x5", "atmel,at91sam9";
    fragment@0 {
        target-path = "/ahb/apb/spi@f0000000 ";
        __overlay__ {
            ap1-adc@0 {
                compatible = "mts-io-ap1-adc";
                spi-max-frequency = <0x1312d00>;
                reg = <0x0>;
            }; /*ap1-adc*/
            ap1-dout@1 {
                compatible = "mts-io-ap1-dout";
                spi-max-frequency = <0xf4240>;
                reg = <0x1>;
            }; /*ap1-dout*/
            ap1-spi@2 {
                compatible = "mts,mtac";
                spi-max-frequency = <0x1e8480>;
                reg = <0x2>;
            }; /*ap1-spi*/
            ap1-din@3 {
                compatible = "mts-io-ap1-din";
                spi-max-frequency = <0xf4240>;
                reg = <0x3>;
            }; /*ap1-din*/
        }; /*overlay*/
    }; /*fragment@0*/
};