diff options
| author | Patrick Murphy <patrick.muprphy@multitech.com> | 2021-07-20 08:34:59 -0500 |
|---|---|---|
| committer | Patrick Murphy <patrick.muprphy@multitech.com> | 2021-07-20 08:34:59 -0500 |
| commit | 7e2edce4d5219a82fe4061775b69386d3be0df67 (patch) | |
| tree | f056aedb902e077861a9faafc335e75de303a34a /mtcdt | |
| parent | 240041729155f18f4da53f45e58f9b62668a526b (diff) | |
| download | mt-dt-overlay-7e2edce4d5219a82fe4061775b69386d3be0df67.tar.gz mt-dt-overlay-7e2edce4d5219a82fe4061775b69386d3be0df67.tar.bz2 mt-dt-overlay-7e2edce4d5219a82fe4061775b69386d3be0df67.zip | |
changed register and frequency values to decimal to match dts file
Diffstat (limited to 'mtcdt')
| -rw-r--r-- | mtcdt/ap1-003-0.0.dtso | 12 | ||||
| -rw-r--r-- | mtcdt/ap2-003-0.0.dtso | 12 |
2 files changed, 12 insertions, 12 deletions
diff --git a/mtcdt/ap1-003-0.0.dtso b/mtcdt/ap1-003-0.0.dtso index d0cb5c6..dcf57ed 100644 --- a/mtcdt/ap1-003-0.0.dtso +++ b/mtcdt/ap1-003-0.0.dtso @@ -23,14 +23,14 @@ /* target = <0x75>;*/ __overlay__ { ap1-spi@0 { - /* compatible = "mts,mtac,atmel,at91rm9200-spi";*/ - spi-max-frequency = <0x1e8480>; - reg = <0x0>; + compatible = "mts,mtac"; + spi-max-frequency = <2000000>; + reg = <0>; };/*ap1-spi0*/ ap1-spi@1 { - /* compatible = "mts,mtac,atmel,at91rm9200-spi";*/ - spi-max-frequency = <0x1e8480>; - reg = <0x1>; + compatible = "mts,mtac"; + spi-max-frequency = <2000000>; + reg = <1>; }; /*ap1-spi1*/ }; /*overlay*/ }; /*fragment@0*/ diff --git a/mtcdt/ap2-003-0.0.dtso b/mtcdt/ap2-003-0.0.dtso index 2b613d5..6033065 100644 --- a/mtcdt/ap2-003-0.0.dtso +++ b/mtcdt/ap2-003-0.0.dtso @@ -22,14 +22,14 @@ /*target = <0x76>; */ __overlay__ { ap1-spi@0 { - /* compatible = "mts,mtac,atmel,at91rm9200-spi"; */ - spi-max-frequency = <0x1e8480>; - reg = <0x0>; + compatible = "mts,mtac"; + spi-max-frequency = <2000000>; + reg = <0>; };/*ap1-spi0*/ ap1-spi@1 { - /* compatible = "mts,mtac,atmel,at91rm9200-spi"; */ - spi-max-frequency = <0x1e8480>; - reg = <0x1>; + compatible = "mts,mtac"; + spi-max-frequency = <2000000>; + reg = <1>; }; /*ap1-spi1*/ }; /*overlay*/ }; /*fragment@0*/ |