summaryrefslogtreecommitdiff
path: root/recipes-connectivity/lora/lora-gateway/lora-gateway-v28-skip-IQ-invert.patch
diff options
context:
space:
mode:
authorJeff Hatch <jhatch@multitech.com>2020-06-04 14:23:47 -0500
committerJeff Hatch <jhatch@multitech.com>2020-06-04 14:23:47 -0500
commit2fc1c8f4367fa674940f64927252fd6349a2d63b (patch)
treeeb08d052d64d0814ea1cfc75664b64be68eaffbb /recipes-connectivity/lora/lora-gateway/lora-gateway-v28-skip-IQ-invert.patch
parente26f94e3f97b755652327f5652ea32f9ebf2b57b (diff)
parente919ef1e33c2cb56856cdbd22792a3bc3f36341d (diff)
downloadmeta-mlinux-atmel-2fc1c8f4367fa674940f64927252fd6349a2d63b.tar.gz
meta-mlinux-atmel-2fc1c8f4367fa674940f64927252fd6349a2d63b.tar.bz2
meta-mlinux-atmel-2fc1c8f4367fa674940f64927252fd6349a2d63b.zip
Merge branch 'test-split' into 'master'
Test split See merge request !1
Diffstat (limited to 'recipes-connectivity/lora/lora-gateway/lora-gateway-v28-skip-IQ-invert.patch')
-rw-r--r--recipes-connectivity/lora/lora-gateway/lora-gateway-v28-skip-IQ-invert.patch24
1 files changed, 0 insertions, 24 deletions
diff --git a/recipes-connectivity/lora/lora-gateway/lora-gateway-v28-skip-IQ-invert.patch b/recipes-connectivity/lora/lora-gateway/lora-gateway-v28-skip-IQ-invert.patch
deleted file mode 100644
index 25065df..0000000
--- a/recipes-connectivity/lora/lora-gateway/lora-gateway-v28-skip-IQ-invert.patch
+++ /dev/null
@@ -1,24 +0,0 @@
-diff --git a/libloragw/src/loragw_fpga.c b/libloragw/src/loragw_fpga.c
-index fa83a2a..7e667e3 100644
---- a/libloragw/src/loragw_fpga.c
-+++ b/libloragw/src/loragw_fpga.c
-@@ -144,11 +144,14 @@ int lgw_fpga_configure(uint32_t tx_notch_freq) {
- return LGW_REG_ERROR;
- }
-
-- /* Required for Semtech AP2 reference design */
-- x = lgw_fpga_reg_w(LGW_FPGA_CTRL_INVERT_IQ, 1);
-- if (x != LGW_REG_SUCCESS) {
-- DEBUG_MSG("ERROR: Failed to configure FPGA polarity\n");
-- return LGW_REG_ERROR;
-+
-+ if (read_fpga_version() > 28) {
-+ /* Required for Semtech AP2 reference design and AP1.5 > v28 */
-+ x = lgw_fpga_reg_w(LGW_FPGA_CTRL_INVERT_IQ, 1);
-+ if (x != LGW_REG_SUCCESS) {
-+ DEBUG_MSG("ERROR: Failed to configure FPGA polarity\n");
-+ return LGW_REG_ERROR;
-+ }
- }
-
- /* Configure TX notch filter */