diff options
| author | Harsh Sharma <92harshsharma@gmail.com> | 2018-06-13 13:24:54 -0500 |
|---|---|---|
| committer | Harsh Sharma <92harshsharma@gmail.com> | 2018-06-13 13:24:54 -0500 |
| commit | 7c383be1542368f2601015d9fc2a417197677677 (patch) | |
| tree | bc06453f879cbadf65fd88123c506956403c5684 /libloragw/inc/loragw_sx1276_lora.h | |
| download | lora_gateway_mtac_full-7c383be1542368f2601015d9fc2a417197677677.tar.gz lora_gateway_mtac_full-7c383be1542368f2601015d9fc2a417197677677.tar.bz2 lora_gateway_mtac_full-7c383be1542368f2601015d9fc2a417197677677.zip | |
Initial Commit
Diffstat (limited to 'libloragw/inc/loragw_sx1276_lora.h')
| -rw-r--r-- | libloragw/inc/loragw_sx1276_lora.h | 94 |
1 files changed, 94 insertions, 0 deletions
diff --git a/libloragw/inc/loragw_sx1276_lora.h b/libloragw/inc/loragw_sx1276_lora.h new file mode 100644 index 0000000..d03e1ff --- /dev/null +++ b/libloragw/inc/loragw_sx1276_lora.h @@ -0,0 +1,94 @@ +/* + / _____) _ | | +( (____ _____ ____ _| |_ _____ ____| |__ + \____ \| ___ | (_ _) ___ |/ ___) _ \ + _____) ) ____| | | || |_| ____( (___| | | | +(______/|_____)_|_|_| \__)_____)\____)_| |_| + (C)2013 Semtech + +Description: SX1276 LoRa modem registers + +License: Revised BSD License, see LICENSE.TXT file include in the project + +Maintainer: Michael Coracin +*/ +#ifndef _LORAGW_SX1276_REGS_LORA_H +#define _LORAGW_SX1276_REGS_LORA_H + +/*! + * ============================================================================ + * SX1276 Internal registers Address + * ============================================================================ + */ +#define SX1276_REG_LR_FIFO 0x00 +// Common settings +#define SX1276_REG_LR_OPMODE 0x01 +#define SX1276_REG_LR_FRFMSB 0x06 +#define SX1276_REG_LR_FRFMID 0x07 +#define SX1276_REG_LR_FRFLSB 0x08 +// Tx settings +#define SX1276_REG_LR_PACONFIG 0x09 +#define SX1276_REG_LR_PARAMP 0x0A +#define SX1276_REG_LR_OCP 0x0B +// Rx settings +#define SX1276_REG_LR_LNA 0x0C +// LoRa registers +#define SX1276_REG_LR_FIFOADDRPTR 0x0D +#define SX1276_REG_LR_FIFOTXBASEADDR 0x0E +#define SX1276_REG_LR_FIFORXBASEADDR 0x0F +#define SX1276_REG_LR_FIFORXCURRENTADDR 0x10 +#define SX1276_REG_LR_IRQFLAGSMASK 0x11 +#define SX1276_REG_LR_IRQFLAGS 0x12 +#define SX1276_REG_LR_RXNBBYTES 0x13 +#define SX1276_REG_LR_RXHEADERCNTVALUEMSB 0x14 +#define SX1276_REG_LR_RXHEADERCNTVALUELSB 0x15 +#define SX1276_REG_LR_RXPACKETCNTVALUEMSB 0x16 +#define SX1276_REG_LR_RXPACKETCNTVALUELSB 0x17 +#define SX1276_REG_LR_MODEMSTAT 0x18 +#define SX1276_REG_LR_PKTSNRVALUE 0x19 +#define SX1276_REG_LR_PKTRSSIVALUE 0x1A +#define SX1276_REG_LR_RSSIVALUE 0x1B +#define SX1276_REG_LR_HOPCHANNEL 0x1C +#define SX1276_REG_LR_MODEMCONFIG1 0x1D +#define SX1276_REG_LR_MODEMCONFIG2 0x1E +#define SX1276_REG_LR_SYMBTIMEOUTLSB 0x1F +#define SX1276_REG_LR_PREAMBLEMSB 0x20 +#define SX1276_REG_LR_PREAMBLELSB 0x21 +#define SX1276_REG_LR_PAYLOADLENGTH 0x22 +#define SX1276_REG_LR_PAYLOADMAXLENGTH 0x23 +#define SX1276_REG_LR_HOPPERIOD 0x24 +#define SX1276_REG_LR_FIFORXBYTEADDR 0x25 +#define SX1276_REG_LR_MODEMCONFIG3 0x26 +#define SX1276_REG_LR_FEIMSB 0x28 +#define SX1276_REG_LR_FEIMID 0x29 +#define SX1276_REG_LR_FEILSB 0x2A +#define SX1276_REG_LR_RSSIWIDEBAND 0x2C +#define SX1276_REG_LR_TEST2F 0x2F +#define SX1276_REG_LR_TEST30 0x30 +#define SX1276_REG_LR_DETECTOPTIMIZE 0x31 +#define SX1276_REG_LR_INVERTIQ 0x33 +#define SX1276_REG_LR_TEST36 0x36 +#define SX1276_REG_LR_DETECTIONTHRESHOLD 0x37 +#define SX1276_REG_LR_SYNCWORD 0x39 +#define SX1276_REG_LR_TEST3A 0x3A +#define SX1276_REG_LR_INVERTIQ2 0x3B + +// end of documented register in datasheet +// I/O settings +#define SX1276_REG_LR_DIOMAPPING1 0x40 +#define SX1276_REG_LR_DIOMAPPING2 0x41 +// Version +#define SX1276_REG_LR_VERSION 0x42 +// Additional settings +#define SX1276_REG_LR_PLLHOP 0x44 +#define SX1276_REG_LR_TCXO 0x4B +#define SX1276_REG_LR_PADAC 0x4D +#define SX1276_REG_LR_FORMERTEMP 0x5B +#define SX1276_REG_LR_BITRATEFRAC 0x5D +#define SX1276_REG_LR_AGCREF 0x61 +#define SX1276_REG_LR_AGCTHRESH1 0x62 +#define SX1276_REG_LR_AGCTHRESH2 0x63 +#define SX1276_REG_LR_AGCTHRESH3 0x64 +#define SX1276_REG_LR_PLL 0x70 + +#endif // _LORAGW_SX1276_REGS_LORA_H |