summaryrefslogtreecommitdiff
path: root/loragw_spi_stress
diff options
context:
space:
mode:
Diffstat (limited to 'loragw_spi_stress')
-rw-r--r--loragw_spi_stress/Makefile6
-rw-r--r--loragw_spi_stress/README (renamed from loragw_spi_stress/README.TXT)14
2 files changed, 12 insertions, 8 deletions
diff --git a/loragw_spi_stress/Makefile b/loragw_spi_stress/Makefile
index b19eee9..4006dc3 100644
--- a/loragw_spi_stress/Makefile
+++ b/loragw_spi_stress/Makefile
@@ -3,7 +3,7 @@
APP_NAME=loragw_spi_stress
### constant symbols
-
+CROSS_COMPILE=
CC=gcc
CFLAGS=-O2 -Wall -Wextra -Iinc
C99FLAGS=-O2 -Wall -Wextra -std=c99 -Iinc
@@ -29,7 +29,7 @@ clean:
### main program compilation and assembly
obj/$(APP_NAME).o: src/$(APP_NAME).c
- $(CC) -c $(C99FLAGS) -o obj/$(APP_NAME).o $(LGW_INC) src/$(APP_NAME).c $(FLAG_AUX)
+ $(CROSS_COMPILE)$(CC) -c $(C99FLAGS) -o obj/$(APP_NAME).o $(LGW_INC) src/$(APP_NAME).c $(FLAG_AUX)
$(APP_NAME): $(LGW_PATH)/libloragw.a obj/$(APP_NAME).o
- $(CC) -o $(APP_NAME) obj/$(APP_NAME).o -L$(LGW_PATH) $(LGW_LNK)
+ $(CROSS_COMPILE)$(CC) -o $(APP_NAME) obj/$(APP_NAME).o -L$(LGW_PATH) $(LGW_LNK)
diff --git a/loragw_spi_stress/README.TXT b/loragw_spi_stress/README
index 605fed6..98c4f40 100644
--- a/loragw_spi_stress/README.TXT
+++ b/loragw_spi_stress/README
@@ -27,11 +27,12 @@ with any later version of the library and the hardware, assuming the registers
used for the tests are still present.
The registers used are:
-LGW_VERSION
-LGW_IMPLICIT_PAYLOAD_LENGHT
-LGW_FSK_REF_PATTERN_LSB
-LGW_RX_DATA_BUF_ADDR
-LGW_RX_DATA_BUF_DATA
+ * LGW_VERSION
+ * LGW_IMPLICIT_PAYLOAD_LENGHT
+ * LGW_FSK_REF_PATTERN_LSB
+ * LGW_RX_DATA_BUF_ADDR
+ * LGW_RX_DATA_BUF_DATA
+
A data buffer accessible through the 2 registers above must be implemented.
3. Usage
@@ -53,8 +54,11 @@ to be sure that the data read back is coming from the hardware, and not from the
internal buffer(s) of the software driver(s).
Test 1 > R/W on a simple 8-bit register
+
Test 2 > R/W on a simple 8-bit register with interstitial reads on VERSION
+
Test 3 > R/W on a 32-bit register (short SPI bursts access)
+
Test 4 > data buffer R/W (long SPI bursts access)
4. Changelog