Release Candidate 1, initial diffusion.v0.rc1

16 files changed, 4099 insertions, 0 deletions

diff --git a/.gitinit b/.gitinit
deleted file mode 100644
index e69de29..0000000
--- a/.gitinit
+++ /dev/null
diff --git a/loragw_hal/Makefile b/loragw_hal/Makefile
new file mode 100644
index 0000000..94d23b2
--- /dev/null
+++ b/loragw_hal/Makefile
@@ -0,0 +1,35 @@
+clean:
+	rm -f test_*
+	rm -f obj/*.o
+
+all: test_loragw_spi test_loragw_reg test_loragw_hal
+
+test_loragw_spi: obj/test_loragw_spi.o obj/loragw_spi.o
+	gcc obj/test_loragw_spi.o obj/loragw_spi.o -o test_loragw_spi
+
+test_loragw_reg: obj/test_loragw_reg.o obj/loragw_reg.o obj/loragw_spi.o
+	gcc obj/test_loragw_reg.o obj/loragw_reg.o obj/loragw_spi.o -o test_loragw_reg
+	
+test_loragw_hal: obj/test_loragw_hal.o obj/loragw_hal.o obj/loragw_reg.o obj/loragw_spi.o obj/loragw_aux.o
+	gcc obj/test_loragw_hal.o obj/loragw_hal.o obj/loragw_reg.o obj/loragw_spi.o obj/loragw_aux.o -lrt -o test_loragw_hal
+
+obj/loragw_aux.o: src/loragw_aux.c inc/loragw_aux.h
+	gcc -c -O2 -Iinc src/loragw_aux.c -o obj/loragw_aux.o
+
+obj/loragw_spi.o: src/loragw_spi.c inc/loragw_spi.h
+	gcc -c -O2 -std=c99 -Iinc src/loragw_spi.c -o obj/loragw_spi.o
+
+obj/loragw_reg.o: src/loragw_reg.c inc/loragw_reg.h inc/loragw_spi.h
+	gcc -c -O2 -std=c99 -Iinc src/loragw_reg.c -o obj/loragw_reg.o
+
+obj/loragw_hal.o: src/loragw_hal.c src/arb_fw.var src/agc_fw.var inc/loragw_hal.h inc/loragw_reg.h inc/loragw_spi.h inc/loragw_aux.h
+	gcc -c -O2 -std=c99 -Iinc src/loragw_hal.c -o obj/loragw_hal.o
+
+obj/test_loragw_spi.o: test/test_loragw_spi.c inc/loragw_spi.h
+	gcc -c -std=c99 -Iinc test/test_loragw_spi.c -o obj/test_loragw_spi.o
+
+obj/test_loragw_reg.o: test/test_loragw_reg.c inc/loragw_reg.h
+	gcc -c -std=c99 -Iinc test/test_loragw_reg.c -o obj/test_loragw_reg.o
+
+obj/test_loragw_hal.o: test/test_loragw_hal.c inc/loragw_hal.h inc/loragw_aux.h
+	gcc -c -std=c99 -Iinc test/test_loragw_hal.c -o obj/test_loragw_hal.o
diff --git a/loragw_hal/README b/loragw_hal/README
new file mode 100644
index 0000000..c8ce3d8
--- /dev/null
+++ b/loragw_hal/README
@@ -0,0 +1,154 @@
+Lora Gateway HAL
+================
+
+1. Introduction
+---------------
+
+The Lora Gateway Hardware Abstraction Layer is a C library that allow you to use a Semtech Lora gateway hardware through a reduced number of high level C functions to configure the hardware, send and receive packets.
+
+The Semtech Lora gateway is a digital multi-channel multi-standard packet radio used to send and receive packets wirelessly using Lora, FSK or GFSK modulations.
+
+
+2. Components of the library
+----------------------------
+
+The library is composed of 4 modules:
+
+* loragw_hal
+* loragw_reg
+* loragw_spi
+* loragw_aux
+
+The library also contains 3 test program to demonstrate code use and check functionality.
+ 
+### 2.1. loragw_hal ###
+
+This is the main module and contains the high level functions to configure and use the Lora gateway:
+
+* lgw_rxrf_setconf, to set the configuration of the radio channels
+* lgw_rxif_setconf, to set the configuration of the IF+modem channels
+* lgw_start, to apply the set configuration to the hardware and start it
+* lgw_stop, to stop the hardware
+* lgw_receive, to fetch packets if any was received
+* lgw_send, to send a single packet (non-blocking, see warning in usage section)
+
+For an standard application, include only this module.
+The use of this module is detailed on the usage section.
+
+### 2.2. loragw_reg ###
+
+This module is used to access to the Lora gateway registers by name instead of by address:
+
+* lgw_connect, to initialise and check the connection with the hardware
+* lgw_disconnect, to disconnect the hardware
+* lgw_soft_reset, to reset the whole hardware by resetting the register array
+* lgw_reg_check, to check all registers vs. their default value and output the result to a file
+* lgw_reg_r, read a named register
+* lgw_reg_w, write a named register
+* lgw_reg_rb, read a name register in burst
+* lgw_reg_wb, write a named register in burst
+
+This module handles pagination, read-only registers protection, multi-byte registers management, signed registers management, read-modify-write routines for sub-byte registers and read/write burst fragmentation to respect SPI maximum burst length constraints.
+
+It make the code much easier to read and to debug.
+Moreover, if registers are relocated between different hardware revisions but keep the same function, the code written using register names can be reused "as is".
+
+If you need access to all the registers, include this module in your application.
+
+**/!\ Warning** please be sure to have a good understanding of the Lora gateway inner working before accessing the internal registers directly.
+
+### 2.3. loragw_spi ###
+
+This module contains the functions to access the Lora gateway register array through the SPI interface:
+
+* lgw_spi_r to read one byte
+* lgw_spi_w to write one byte
+* lgw_spi_rb to read two bytes or more
+* lgw_spi_wb to write two bytes or more
+ 
+Please *do not* include that module directly into your application.
+
+**/!\ Warning** Accessing the Lora gateway register array without the checks and safety provided by the functions in loragw_reg is not recommended.
+
+### 2.4. loragw_aux ###
+
+This module contains a single host-dependant function wait_ms to pause for a defined amount of milliseconds.
+
+The procedure to start and configure the Lora gateway hardware contained in the loragw_hal module requires to wait for several milliseconds at certain steps, typically to allow for supply voltages or clocks to stabilize after been switched on.
+
+An accuracy of 1 ms or less is ideal.
+If your system doesn't allow that level of accuracy, make sure that the actual delay is *longer* that the time specified when the function is called (ie. wait_ms(X) *MUST NOT* before X milliseconds under any circumstance).
+
+If the minimum delays are not guaranteed during the configuration and start procedure, the hardware might not work at nominal performance.
+Most likely, it will not work at all.
+
+
+3. Software dependencies
+------------------------
+
+The library is written following ANSI C conventions but using C99 explicit length data type for all data exchanges with hardware and for parameters.
+
+The loragw_aux module contains POSIX dependant functions for millisecond accuracy pause.
+For embedded platforms, the function could be rewritten using hardware times.
+
+All modules use the fprintf(stderr,...) function to display debug diagnostic messages if the DEBUG flag is defined (eg. for GCC, add the -DDEBUG flag).
+
+
+4. Hardware dependencies
+------------------------
+
+The loragw_reg and loragw_hal are written for a specific version on the Semtech hardware.
+The library will not work if there is a mismatch between the hardware version and the library version.
+You can use the test program test_loragw_reg to check if the hardware registers match their software declaration.
+
+loragw_spi contains 4 SPI functions (read, write, burst read, burst write) that are platform-dependant.
+The functions must rewritten depending on the SPI bridge you use:
+
+* SPI master matched to the Linux SPI device driver (provided)
+* SPI over USB using FTDI components (not provided)
+* native SPI using a microcontroller peripheral (not provided)
+
+You can use the test program test_loragw_spi to check with a logic analyser that the SPI communication is working
+
+
+5. Usage
+--------
+
+To use the HAL in your application, you must follow some basic rules:
+
+* configure the radios path and IF+modem path before starting the radio
+* the configuration is only transferred to hardware when you call the *start* function
+* you cannot receive packets until one (or +) radio is enabled AND one (or +) IF+modem part is enabled AND the gateway is started
+* you cannot send packets until one (or +) radio is enabled AND the gateway is started
+* you must stop the gateway before changing the configuration
+
+A typical application flow for using the HAL is the following:
+
+<configure the radios and IF+modems>
+<start the Lora gateway>
+loop {
+	<fetch packets that were received by the gateway>
+	<process, store and/or forward received packets>
+	<send packets through the gateway>
+}
+<stop the gateway>
+
+To debug your application, it might help to compile the loragw_hal function with the DEBUG flag defined.
+It then send a lot of details, including detailed error messages to *stderr*.
+
+
+**/!\ Warning** The lgw_send function is non-blocking and returns while the Lora gateway is still sending the packet, or even before the packet has started to be transmitted if the packet is triggered on a future event.
+While a packet is emitted, no packet can be received (limitation intrinsic to most radio frequency systems).
+
+Your application *must* take into account the time it takes to send a packet.
+
+Trying to send a packet while the previous packet has not finished being send will result in the previous packet not being sent or being sent only partially (resulting in a CRC error in the receiver).
+
+
+6. License
+----------
+
+To Be Defined.
+
+
+*EOF*
\ No newline at end of file
diff --git a/loragw_hal/inc/loragw_aux.h b/loragw_hal/inc/loragw_aux.h
new file mode 100644
index 0000000..a0cc7cb
--- /dev/null
+++ b/loragw_hal/inc/loragw_aux.h
@@ -0,0 +1,28 @@
+/*
+ / _____)             _              | |    
+( (____  _____ ____ _| |_ _____  ____| |__  
+ \____ \| ___ |    (_   _) ___ |/ ___)  _ \
+ _____) ) ____| | | || |_| ____( (___| | | |
+(______/|_____)_|_|_| \__)_____)\____)_| |_|
+    ©2013 Semtech-Cycleo
+
+Description:
+    Lora gateway Hardware Abstraction Layer
+*/
+
+
+#ifndef _LORAGW_AUX_H
+#define _LORAGW_AUX_H
+
+/* -------------------------------------------------------------------------- */
+/* --- PUBLIC FUNCTIONS PROTOTYPES ------------------------------------------ */
+
+/**
+@brief Wait for a certain time (millisecond accuracy)
+@param t number of milliseconds to wait.
+*/
+void wait_ms(unsigned long t);
+
+#endif
+
+/* --- EOF ------------------------------------------------------------------ */
diff --git a/loragw_hal/inc/loragw_hal.h b/loragw_hal/inc/loragw_hal.h
new file mode 100644
index 0000000..39c8ca0
--- /dev/null
+++ b/loragw_hal/inc/loragw_hal.h
@@ -0,0 +1,234 @@
+/*
+ / _____)             _              | |    
+( (____  _____ ____ _| |_ _____  ____| |__  
+ \____ \| ___ |    (_   _) ___ |/ ___)  _ \
+ _____) ) ____| | | || |_| ____( (___| | | |
+(______/|_____)_|_|_| \__)_____)\____)_| |_|
+    ©2013 Semtech-Cycleo
+
+Description:
+    Lora gateway Hardware Abstraction Layer
+*/
+
+
+#ifndef _LORAGW_HAL_H
+#define _LORAGW_HAL_H
+
+/* -------------------------------------------------------------------------- */
+/* --- DEPENDANCIES --------------------------------------------------------- */
+
+#include <stdint.h>     /* C99 types */
+#include <stdbool.h>    /* bool type */
+
+/* -------------------------------------------------------------------------- */
+/* --- PUBLIC CONSTANTS ----------------------------------------------------- */
+
+/* return status code */
+#define LGW_HAL_SUCCESS     0
+#define LGW_HAL_ERROR       -1
+
+/* hardware characteristics */
+#define LGW_RF_CHAIN_NB     2   /* number of RF chains */
+#define LGW_IF_CHAIN_NB     10  /* number of IF+modem RX chains */
+#define LGW_MULTI_NB        4   /* number of Lora 'multi SF' chains */
+
+#define LGW_PKT_FIFO_SIZE   8
+#define LGW_DATABUFF_SIZE   1024
+#define LGW_RF_BANDWIDTH    800000
+
+/*
+SX1275 frequency setting :
+F_register(24bit) = F_rf (Hz) / F_step(Hz)
+                  = F_rf (Hz) * 2^19 / F_xtal(Hz)
+                  = F_rf (Hz) * 256/15625
+*/
+#define LGW_XTAL_FREQU      32000000
+#define LGW_SW1257_DENUM    15625 /* pll settings denominator when the numerator is 2^8 */
+
+/* to use those parameters, declare a local constant, and use 'rf_chain' as index */
+#define LGW_RF_RX_LOWFREQ   {863000000, 863000000}
+#define LGW_RF_RX_UPFREQ    {870000000, 870000000}
+#define LGW_RF_TX_LOWFREQ   {863000000, 863000000}
+#define LGW_RF_TX_UPFREQ    {870000000, 870000000}
+
+/* type of if_chain + modem */
+#define IF_UNDEFINED        0
+#define IF_LORA_STD         0x10    /* if + standard single-SF Lora modem */
+#define IF_LORA_MULTI       0x11    /* if + Lora receiver with multi-SF capability */
+#define IF_FSK_STD          0x20    /* if + standard FSK modem */
+
+/* configuration of available IF chains and modems on the hardware */
+/* to use, declare a local constant, and use 'if_chain' as index */
+#define LGW_IFMODEM_CONFIG {\
+    IF_LORA_MULTI, \
+    IF_LORA_MULTI, \
+    IF_LORA_MULTI, \
+    IF_LORA_MULTI, \
+    IF_UNDEFINED, \
+    IF_UNDEFINED, \
+    IF_UNDEFINED, \
+    IF_UNDEFINED, \
+    IF_LORA_STD, \
+    IF_FSK_STD }
+
+/* values available for the 'modulation' parameters */
+#define MOD_UNDEFINED   0
+#define MOD_LORA        0x10
+#define MOD_FSK         0x20
+#define MOD_GFSK        0x21
+
+/* values available for the 'bandwidth' parameters */
+#define BW_UNDEFINED    0
+#define BW_500KHZ       0x04
+#define BW_250KHZ       0x08
+#define BW_125KHZ       0x0C
+// TODO: add all the supporter FSK bandwidth
+
+/* values available for the 'datarate' parameters */
+#define DR_UNDEFINED    0
+#define DR_LORA_SF7     0x1002
+#define DR_LORA_SF8     0x1004
+#define DR_LORA_SF9     0x1008
+#define DR_LORA_SF10    0x1010
+#define DR_LORA_SF11    0x1020
+#define DR_LORA_SF12    0x1040
+#define DR_LORA_MULTI   0x107E
+// TODO: add FSK datarates
+
+/* values available for the 'coderate' parameters */
+#define CR_UNDEFINED    0
+#define CR_LORA_4_5     0x11
+#define CR_LORA_4_6     0x12
+#define CR_LORA_4_7     0x13
+#define CR_LORA_4_8     0x14
+
+/* values available for the 'status' parameter */
+#define STAT_UNDEFINED  0x00
+#define STAT_NO_CRC     0x01
+#define STAT_CRC_BAD    0x11
+#define STAT_CRC_OK     0x10
+
+/* values available for the 'tx_mode' parameter */
+#define IMMEDIATE       0
+#define TIMESTAMPED     1
+#define ON_GPS          2
+//#define ON_EVENT        3
+//#define GPS_DELAYED     4
+//#define EVENT_DELAYED   5
+
+/* -------------------------------------------------------------------------- */
+/* --- PUBLIC TYPES --------------------------------------------------------- */
+
+/**
+@struct lgw_conf_rxrf_s
+@brief Configuration structure for a RF chain
+*/
+struct lgw_conf_rxrf_s {
+    bool        enable;     /*!> enable or disable that RF chain */
+    uint32_t    freq_hz;    /*!> center frequency of the radio in Hz */
+};
+
+/**
+@struct lgw_conf_rxif_s
+@brief Configuration structure for an IF chain
+*/
+struct lgw_conf_rxif_s {
+    bool        enable;     /*!> enable or disable that IF chain */
+    uint8_t     rf_chain;   /*!> to which RF chain is that IF chain associated */
+    int32_t     freq_hz;    /*!> center frequ of the IF chain, relative to RF chain frequency */
+    uint8_t     bandwidth;  /*!> RX bandwidth, 0 for default */
+    uint16_t    datarate;   /*!> RX datarate, 0 for default */
+};
+
+/**
+@struct lgw_pkt_rx_s
+@brief Structure containing the metadata of a packet that was received and a pointer to the payload
+*/
+struct lgw_pkt_rx_s {
+    uint8_t     if_chain;   /*!> by which IF chain was packet received */
+    uint8_t     status;     /*!> status of the received packet */
+    uint8_t     modulation; /*!> modulation used by the packet */
+    uint8_t     bandwidth;  /*!> modulation bandwidth (LORA only) */
+    uint16_t    datarate;   /*!> RX datarate of the packet */
+    uint8_t     coderate;   /*!> error-correcting code of the packet */
+    uint32_t    count_us;   /*!> internal gateway counter for timestamping, 1 microsecond resolution */
+    float       rssi;       /*!> average packet RSSI in dB */
+    float       snr;        /*!> average packet SNR, in dB (LORA only) */
+    float       snr_min;    /*!> minimum packet SNR, in dB (LORA only) */
+    float       snr_max;    /*!> maximum packet SNR, in dB (LORA only) */
+    uint16_t    crc;        /*!> CRC that was received in the payload */
+    uint16_t    size;       /*!> payload size in bytes */
+    uint8_t     *payload;   /*!> pointer to the payload */
+};
+
+/**
+@struct lgw_pkt_tx_s
+@brief Structure containing the configuration of a packet to send and a pointer to the payload
+*/
+struct lgw_pkt_tx_s {
+    uint32_t    freq_hz;    /*!> center frequency of TX */
+    uint8_t     tx_mode;    /*!> select on what event/time the TX is triggered */
+    uint32_t    count_us;   /*!> timestamp or delay in microseconds for TX trigger */
+    uint8_t     rf_chain;   /*!> through which RF chain will the packet be sent */
+    int8_t      rf_power;   /*!> TX power, in dBm */
+    uint8_t     modulation; /*!> modulation to use for the packet */
+    uint8_t     bandwidth;  /*!> modulation bandwidth (LORA only) */
+    uint16_t    f_dev;      /*!> frequency deviation (FSK only) */
+    uint16_t    datarate;   /*!> TX datarate */
+    uint8_t     coderate;   /*!> error-correcting code of the packet */
+    uint16_t    preamble;   /*!> set the preamble length, 0 for default */
+    bool        no_crc;     /*!> if true, do not send a CRC in the packet */
+    bool        no_header;  /*!> if true, enable implicit header mode */
+    uint16_t    size;       /*!> payload size in bytes */
+    uint8_t     *payload;   /*!> pointer to the payload */
+};
+
+/* -------------------------------------------------------------------------- */
+/* --- PUBLIC FUNCTIONS PROTOTYPES ------------------------------------------ */
+
+/**
+@brief Configure an RF chain (must configure before start)
+@param rf_chain number of the RF chain to configure [0, LGW_RF_CHAIN_NB - 1]
+@param conf structure containing the configuration parameters
+@return LGW_HAL_ERROR id the operation failed, LGW_HAL_SUCCESS else
+*/
+int lgw_rxrf_setconf(uint8_t rf_chain, struct lgw_conf_rxrf_s conf);
+
+/**
+@brief Configure an IF chain + modem (must configure before start)
+@param if_chain number of the IF chain + modem to configure [0, LGW_IF_CHAIN_NB - 1]
+@param conf structure containing the configuration parameters
+@return LGW_HAL_ERROR id the operation failed, LGW_HAL_SUCCESS else
+*/
+int lgw_rxif_setconf(uint8_t if_chain, struct lgw_conf_rxif_s conf);
+
+/**
+@brief Connect to the Lora gateway, reset it and configure it according to previously set parameters
+@return LGW_HAL_ERROR id the operation failed, LGW_HAL_SUCCESS else
+*/
+int lgw_start(void);
+
+/**
+@brief Stop the Lora gateway and disconnect it
+@return LGW_HAL_ERROR id the operation failed, LGW_HAL_SUCCESS else
+*/
+int lgw_stop(void);
+
+/**
+@brief A non-blocking function that will fetch up to 'max_pkt' packets from the Lora gateway FIFO and data buffer
+@param max_pkt maximum number of packet that must be retrieved (equal to the size of the array of struct)
+@param pkt_data pointer to an array of struct that will receive the packet metadata and payload pointers
+@return LGW_HAL_ERROR id the operation failed, else the number of packets retrieved
+*/
+int lgw_receive(uint8_t max_pkt, struct lgw_pkt_rx_s *pkt_data);
+
+/**
+@brief Schedule a packet to be send immediately or after a delay depending on tx_mode
+@param pkt_data structure containing the data and metadata for the packet to send
+@return LGW_HAL_ERROR id the operation failed, LGW_HAL_SUCCESS else
+*/
+int lgw_send(struct lgw_pkt_tx_s pkt_data);
+
+#endif
+
+/* --- EOF ------------------------------------------------------------------ */
diff --git a/loragw_hal/inc/loragw_reg.h b/loragw_hal/inc/loragw_reg.h
new file mode 100644
index 0000000..e0f9390
--- /dev/null
+++ b/loragw_hal/inc/loragw_reg.h
@@ -0,0 +1,397 @@
+/*
+ / _____)             _              | |    
+( (____  _____ ____ _| |_ _____  ____| |__  
+ \____ \| ___ |    (_   _) ___ |/ ___)  _ \
+ _____) ) ____| | | || |_| ____( (___| | | |
+(______/|_____)_|_|_| \__)_____)\____)_| |_|
+    ©2013 Semtech-Cycleo
+
+Description:
+    Functions used to handle a single Lora gateway.
+    Registers are addressed by name.
+    Multi-bytes registers are handled automatically.
+    Read-modify-write is handled automatically.
+*/
+
+
+#ifndef _LORAGW_REG_H
+#define _LORAGW_REG_H
+
+/* -------------------------------------------------------------------------- */
+/* --- DEPENDANCIES --------------------------------------------------------- */
+
+#include <stdint.h>     /* C99 types */
+#include <stdbool.h>    /* bool type */
+
+/* -------------------------------------------------------------------------- */
+/* --- PUBLIC CONSTANTS ----------------------------------------------------- */
+
+#define LGW_REG_SUCCESS  0
+#define LGW_REG_ERROR   -1
+
+/*
+auto generated register mapping for C code : 24-Jun-2013 20:29:09
+this file contains autogenerated C struct used to access the LORA register from the Primer firmware
+this file is autogenerated from registers description
+290 registers are defined
+*/
+
+#define LGW_PAGE_REG 0
+#define LGW_SOFT_RESET 1
+#define LGW_VERSION 2
+#define LGW_RX_DATA_BUF_ADDR 3
+#define LGW_RX_DATA_BUF_DATA 4
+#define LGW_TX_DATA_BUF_ADDR 5
+#define LGW_TX_DATA_BUF_DATA 6
+#define LGW_CAPTURE_RAM_ADDR 7
+#define LGW_CAPTURE_RAM_DATA 8
+#define LGW_MCU_PROM_ADDR 9
+#define LGW_MCU_PROM_DATA 10
+#define LGW_RX_PACKET_DATA_FIFO_NUM_STORED 11
+#define LGW_RX_PACKET_DATA_FIFO_ADDR_POINTER 12
+#define LGW_RX_PACKET_DATA_FIFO_STATUS 13
+#define LGW_RX_PACKET_DATA_FIFO_PAYLOAD_SIZE 14
+#define LGW_MBWSSF_MODEM_ENABLE 15
+#define LGW_CONCENTRATOR_MODEM_ENABLE 16
+#define LGW_FSK_MODEM_ENABLE 17
+#define LGW_CLK32M_EN 18
+#define LGW_CLKHS_EN 19
+#define LGW_START_BIST0 20
+#define LGW_START_BIST1 21
+#define LGW_CLEAR_BIST0 22
+#define LGW_CLEAR_BIST1 23
+#define LGW_BIST0_FINISHED 24
+#define LGW_BIST1_FINISHED 25
+#define LGW_MCU_AGC_PROG_RAM_BIST_STATUS 26
+#define LGW_MCU_ARB_PROG_RAM_BIST_STATUS 27
+#define LGW_CAPTURE_RAM_BIST_STATUS 28
+#define LGW_CHAN_FIR_RAM0_BIST_STATUS 29
+#define LGW_CHAN_FIR_RAM1_BIST_STATUS 30
+#define LGW_CORR0_RAM_BIST_STATUS 31
+#define LGW_CORR1_RAM_BIST_STATUS 32
+#define LGW_CORR2_RAM_BIST_STATUS 33
+#define LGW_CORR3_RAM_BIST_STATUS 34
+#define LGW_CORR4_RAM_BIST_STATUS 35
+#define LGW_CORR5_RAM_BIST_STATUS 36
+#define LGW_CORR6_RAM_BIST_STATUS 37
+#define LGW_CORR7_RAM_BIST_STATUS 38
+#define LGW_MODEM0_RAM0_BIST_STATUS 39
+#define LGW_MODEM1_RAM0_BIST_STATUS 40
+#define LGW_MODEM2_RAM0_BIST_STATUS 41
+#define LGW_MODEM3_RAM0_BIST_STATUS 42
+#define LGW_MODEM4_RAM0_BIST_STATUS 43
+#define LGW_MODEM5_RAM0_BIST_STATUS 44
+#define LGW_MODEM6_RAM0_BIST_STATUS 45
+#define LGW_MODEM7_RAM0_BIST_STATUS 46
+#define LGW_MODEM0_RAM1_BIST_STATUS 47
+#define LGW_MODEM1_RAM1_BIST_STATUS 48
+#define LGW_MODEM2_RAM1_BIST_STATUS 49
+#define LGW_MODEM3_RAM1_BIST_STATUS 50
+#define LGW_MODEM4_RAM1_BIST_STATUS 51
+#define LGW_MODEM5_RAM1_BIST_STATUS 52
+#define LGW_MODEM6_RAM1_BIST_STATUS 53
+#define LGW_MODEM7_RAM1_BIST_STATUS 54
+#define LGW_MODEM0_RAM2_BIST_STATUS 55
+#define LGW_MODEM1_RAM2_BIST_STATUS 56
+#define LGW_MODEM2_RAM2_BIST_STATUS 57
+#define LGW_MODEM3_RAM2_BIST_STATUS 58
+#define LGW_MODEM4_RAM2_BIST_STATUS 59
+#define LGW_MODEM5_RAM2_BIST_STATUS 60
+#define LGW_MODEM6_RAM2_BIST_STATUS 61
+#define LGW_MODEM7_RAM2_BIST_STATUS 62
+#define LGW_MODEM_MBWSSF_RAM0_BIST_STATUS 63
+#define LGW_MODEM_MBWSSF_RAM1_BIST_STATUS 64
+#define LGW_MODEM_MBWSSF_RAM2_BIST_STATUS 65
+#define LGW_MCU_AGC_DATA_RAM_BIST0_STATUS 66
+#define LGW_MCU_AGC_DATA_RAM_BIST1_STATUS 67
+#define LGW_MCU_ARB_DATA_RAM_BIST0_STATUS 68
+#define LGW_MCU_ARB_DATA_RAM_BIST1_STATUS 69
+#define LGW_TX_TOP_RAM_BIST0_STATUS 70
+#define LGW_TX_TOP_RAM_BIST1_STATUS 71
+#define LGW_DATA_MNGT_RAM_BIST0_STATUS 72
+#define LGW_DATA_MNGT_RAM_BIST1_STATUS 73
+#define LGW_GPIO_SELECT 74
+#define LGW_GPIO_MUX 75
+#define LGW_EMERGENCY_FORCE_HOST_CTRL 76
+#define LGW_RX_INVERT_IQ 77
+#define LGW_MODEM_INVERT_IQ 78
+#define LGW_MBWSSF_MODEM_INVERT_IQ 79
+#define LGW_RX_EDGE_SELECT 80
+#define LGW_MISC_RADIO_EN 81
+#define LGW_FILTER_GAIN 82
+#define LGW_RADIO_SELECT 83
+#define LGW_IF_FREQ_0 84
+#define LGW_IF_FREQ_1 85
+#define LGW_IF_FREQ_2 86
+#define LGW_IF_FREQ_3 87
+#define LGW_IF_FREQ_4 88
+#define LGW_IF_FREQ_5 89
+#define LGW_IF_FREQ_6 90
+#define LGW_IF_FREQ_7 91
+#define LGW_IF_FREQ_8 92
+#define LGW_IF_FREQ_9 93
+#define LGW_CHANN_OVERRIDE_AGC_GAIN 94
+#define LGW_CHANN_AGC_GAIN 95
+#define LGW_CORR0_DETECT_EN 96
+#define LGW_CORR1_DETECT_EN 97
+#define LGW_CORR2_DETECT_EN 98
+#define LGW_CORR3_DETECT_EN 99
+#define LGW_CORR4_DETECT_EN 100
+#define LGW_CORR5_DETECT_EN 101
+#define LGW_CORR6_DETECT_EN 102
+#define LGW_CORR7_DETECT_EN 103
+#define LGW_CORR_SAME_PEAKS_OPTION_SF6 104
+#define LGW_CORR_SAME_PEAKS_OPTION_SF7 105
+#define LGW_CORR_SAME_PEAKS_OPTION_SF8 106
+#define LGW_CORR_SAME_PEAKS_OPTION_SF9 107
+#define LGW_CORR_SAME_PEAKS_OPTION_SF10 108
+#define LGW_CORR_SAME_PEAKS_OPTION_SF11 109
+#define LGW_CORR_SAME_PEAKS_OPTION_SF12 110
+#define LGW_CORR_SIG_NOISE_RATIO_SF6 111
+#define LGW_CORR_SIG_NOISE_RATIO_SF7 112
+#define LGW_CORR_SIG_NOISE_RATIO_SF8 113
+#define LGW_CORR_SIG_NOISE_RATIO_SF9 114
+#define LGW_CORR_SIG_NOISE_RATIO_SF10 115
+#define LGW_CORR_SIG_NOISE_RATIO_SF11 116
+#define LGW_CORR_SIG_NOISE_RATIO_SF12 117
+#define LGW_CORR_NUM_SAME_PEAK 118
+#define LGW_CORR_MAC_GAIN 119
+#define LGW_ADJUST_MODEM_START_OFFSET_RDX8 120
+#define LGW_ADJUST_MODEM_START_OFFSET_RDX4 121
+#define LGW_ADJUST_MODEM_START_OFFSET_SF12_RDX4 122
+#define LGW_DBG_CORR_SELECT_SF 123
+#define LGW_DBG_CORR_SELECT_CHANNEL 124
+#define LGW_DBG_DETECT_CPT 125
+#define LGW_DBG_SYMB_CPT 126
+#define LGW_CHIRP_INVERT_RX 127
+#define LGW_DC_NOTCH_EN 128
+#define LGW_IMPLICIT_CRC_EN 129
+#define LGW_IMPLICIT_CODING_RATE 130
+#define LGW_IMPLICIT_PAYLOAD_LENGHT 131
+#define LGW_FREQ_TO_TIME_INVERT 132
+#define LGW_FREQ_TO_TIME_DRIFT 133
+#define LGW_PAYLOAD_FINE_TIMING_GAIN 134
+#define LGW_PREAMBLE_FINE_TIMING_GAIN 135
+#define LGW_TRACKING_INTEGRAL 136
+#define LGW_FRAME_SYNCH_PEAK1_POS 137
+#define LGW_FRAME_SYNCH_PEAK2_POS 138
+#define LGW_PREAMBLE_SYMB1_NB 139
+#define LGW_FRAME_SYNCH_GAIN 140
+#define LGW_SYNCH_DETECT_TH 141
+#define LGW_LLR_SCALE 142
+#define LGW_SNR_AVG_CST 143
+#define LGW_PPM_OFFSET 144
+#define LGW_MAX_PAYLOAD_LEN 145
+#define LGW_ONLY_CRC_EN 146
+#define LGW_ZERO_PAD 147
+#define LGW_DEC_GAIN_OFFSET 148
+#define LGW_FORCE_HOST_REG_CTRL 149
+#define LGW_FORCE_HOST_RADIO_CTRL 150
+#define LGW_FORCE_HOST_FE_CTRL 151
+#define LGW_FORCE_DEC_FILTER_GAIN 152
+#define LGW_MCU_RST_0 153
+#define LGW_MCU_RST_1 154
+#define LGW_MCU_SELECT_MUX_0 155
+#define LGW_MCU_SELECT_MUX_1 156
+#define LGW_MCU_CORRUPTION_DETECTED_0 157
+#define LGW_MCU_CORRUPTION_DETECTED_1 158
+#define LGW_CHANN_SELECT_RSSI 159
+#define LGW_RSSI_BB_DEFAULT_VALUE 160
+#define LGW_RSSI_DEC_DEFAULT_VALUE 161
+#define LGW_RSSI_CHANN_DEFAULT_VALUE 162
+#define LGW_RSSI_BB_FILTER_ALPHA 163
+#define LGW_RSSI_DEC_FILTER_ALPHA 164
+#define LGW_RSSI_CHANN_FILTER_ALPHA 165
+#define LGW_IQ_MISMATCH_A_AMP_COEFF 166
+#define LGW_IQ_MISMATCH_A_PHI_COEFF 167
+#define LGW_IQ_MISMATCH_B_AMP_COEFF 168
+#define LGW_IQ_MISMATCH_B_SEL_I 169
+#define LGW_IQ_MISMATCH_B_PHI_COEFF 170
+#define LGW_TX_TRIG_IMMEDIATE 171
+#define LGW_TX_TRIG_DELAYED 172
+#define LGW_TX_TRIG_GPS 173
+#define LGW_TX_START_DELAY 174
+#define LGW_TX_FRAME_SYNCH_PEAK1_POS 175
+#define LGW_TX_FRAME_SYNCH_PEAK2_POS 176
+#define LGW_TX_PREAMBLE_SYMB1_NB 177
+#define LGW_TX_OFFSET_I 178
+#define LGW_TX_OFFSET_Q 179
+#define LGW_TX_MODE 180
+#define LGW_TX_ZERO_PAD 181
+#define LGW_TX_PPM_OFFSET 182
+#define LGW_TX_CHIRP_INVERT 183
+#define LGW_TX_CONT_CHIRP 184
+#define LGW_TX_GAIN 185
+#define LGW_TX_CHIRP_LOW_PASS 186
+#define LGW_TX_FCC_WIDEBAND 187
+#define LGW_TX_SWAP_IQ 188
+#define LGW_MBWSSF_IMPLICIT_HEADER 189
+#define LGW_MBWSSF_IMPLICIT_CRC_EN 190
+#define LGW_MBWSSF_IMPLICIT_CODING_RATE 191
+#define LGW_MBWSSF_IMPLICIT_PAYLOAD_LENGHT 192
+#define LGW_MBWSSF_AGC_FREEZE_ON_DETECT 193
+#define LGW_MBWSSF_FRAME_SYNCH_PEAK1_POS 194
+#define LGW_MBWSSF_FRAME_SYNCH_PEAK2_POS 195
+#define LGW_MBWSSF_PREAMBLE_SYMB1_NB 196
+#define LGW_MBWSSF_FRAME_SYNCH_GAIN 197
+#define LGW_MBWSSF_SYNCH_DETECT_TH 198
+#define LGW_MBWSSF_DETECT_MIN_SINGLE_PEAK 199
+#define LGW_MBWSSF_DETECT_TRIG_SAME_PEAK_NB 200
+#define LGW_MBWSSF_FREQ_TO_TIME_INVERT 201
+#define LGW_MBWSSF_FREQ_TO_TIME_DRIFT 202
+#define LGW_MBWSSF_PPM_CORRECTION 203
+#define LGW_MBWSSF_PAYLOAD_FINE_TIMING_GAIN 204
+#define LGW_MBWSSF_PREAMBLE_FINE_TIMING_GAIN 205
+#define LGW_MBWSSF_TRACKING_INTEGRAL 206
+#define LGW_MBWSSF_ZERO_PAD 207
+#define LGW_MBWSSF_MODEM_BW 208
+#define LGW_MBWSSF_RADIO_SELECT 209
+#define LGW_MBWSSF_RX_CHIRP_INVERT 210
+#define LGW_MBWSSF_LLR_SCALE 211
+#define LGW_MBWSSF_SNR_AVG_CST 212
+#define LGW_MBWSSF_PPM_OFFSET 213
+#define LGW_MBWSSF_RATE_SF 214
+#define LGW_MBWSSF_ONLY_CRC_EN 215
+#define LGW_MBWSSF_MAX_PAYLOAD_LEN 216
+#define LGW_SPI_RADIO_A__DATA 217
+#define LGW_SPI_RADIO_A__DATA_READBACK 218
+#define LGW_SPI_RADIO_A__ADDR 219
+#define LGW_SPI_RADIO_A__CS 220
+#define LGW_SPI_RADIO_B__DATA 221
+#define LGW_SPI_RADIO_B__DATA_READBACK 222
+#define LGW_SPI_RADIO_B__ADDR 223
+#define LGW_SPI_RADIO_B__CS 224
+#define LGW_RADIO_A_EN 225
+#define LGW_RADIO_B_EN 226
+#define LGW_RADIO_RST 227
+#define LGW_LNA_A_EN 228
+#define LGW_PA_A_EN 229
+#define LGW_LNA_B_EN 230
+#define LGW_PA_B_EN 231
+#define LGW_PA_A_GAIN 232
+#define LGW_PA_B_GAIN 233
+#define LGW_LNA_A_CTRL_LUT 234
+#define LGW_PA_A_CTRL_LUT 235
+#define LGW_LNA_B_CTRL_LUT 236
+#define LGW_PA_B_CTRL_LUT 237
+#define LGW_CAPTURE_SOURCE 238
+#define LGW_CAPTURE_START 239
+#define LGW_CAPTURE_FORCE_TRIGGER 240
+#define LGW_CAPTURE_WRAP 241
+#define LGW_CAPTURE_PERIOD 242
+#define LGW_LED_REG 243
+#define LGW_MODEM_STATUS 244
+#define LGW_VALID_HEADER_COUNTER_0 245
+#define LGW_VALID_HEADER_COUNTER_1 246
+#define LGW_VALID_PACKET_COUNTER_0 247
+#define LGW_VALID_PACKET_COUNTER_1 248
+#define LGW_VALID_HEADER_COUNTER_MBWSSF 249
+#define LGW_VALID_HEADER_COUNTER_FSK 250
+#define LGW_VALID_PACKET_COUNTER_MBWSSF 251
+#define LGW_VALID_PACKET_COUNTER_FSK 252
+#define LGW_CHANN_RSSI 253
+#define LGW_BB_RSSI 254
+#define LGW_DEC_RSSI 255
+#define LGW_DBG_MCU_DATA 256
+#define LGW_DBG_ARB_MCU_RAM_DATA 257
+#define LGW_DBG_AGC_MCU_RAM_DATA 258
+#define LGW_NEXT_PACKET_CNT 259
+#define LGW_ADDR_CAPTURE_COUNT 260
+#define LGW_TIMESTAMP 261
+#define LGW_DBG_CHANN0_GAIN 262
+#define LGW_DBG_CHANN1_GAIN 263
+#define LGW_DBG_CHANN2_GAIN 264
+#define LGW_DBG_CHANN3_GAIN 265
+#define LGW_DBG_CHANN4_GAIN 266
+#define LGW_DBG_CHANN5_GAIN 267
+#define LGW_DBG_CHANN6_GAIN 268
+#define LGW_DBG_CHANN7_GAIN 269
+#define LGW_DBG_DEC_FILT_GAIN 270
+#define LGW_SPI_DATA_FIFO_PTR 271
+#define LGW_PACKET_DATA_FIFO_PTR 272
+#define LGW_DBG_ARB_MCU_RAM_ADDR 273
+#define LGW_DBG_AGC_MCU_RAM_ADDR 274
+#define LGW_SPI_MASTER_CHIP_SELECT_POLARITY 275
+#define LGW_SPI_MASTER_CPOL 276
+#define LGW_SPI_MASTER_CPHA 277
+#define LGW_SIG_GEN_ANALYSER_MUX_SEL 278
+#define LGW_SIG_GEN_EN 279
+#define LGW_SIG_ANALYSER_EN 280
+#define LGW_SIG_ANALYSER_AVG_LEN 281
+#define LGW_SIG_ANALYSER_PRECISION 282
+#define LGW_SIG_ANALYSER_VALID_OUT 283
+#define LGW_SIG_GEN_FREQ 284
+#define LGW_SIG_ANALYSER_FREQ 285
+#define LGW_SIG_ANALYSER_I_OUT 286
+#define LGW_SIG_ANALYSER_Q_OUT 287
+#define LGW_GPS_EN 288
+#define LGW_GPS_POL 289
+
+#define LGW_TOTALREGS 290
+
+/* -------------------------------------------------------------------------- */
+/* --- PUBLIC FUNCTIONS PROTOTYPES ------------------------------------------ */
+
+/**
+@brief Connect Lora gateway by opening SPI link
+@return status of register operation (LGW_REG_SUCCESS/LGW_REG_ERROR)
+*/
+int lgw_connect(void);
+
+/**
+@brief Disconnect Lora gateway by closing SPI link
+@return status of register operation (LGW_REG_SUCCESS/LGW_REG_ERROR)
+*/
+int lgw_disconnect(void);
+
+/**
+@brief Use the soft-reset register to put the gateway in initial state
+@return status of register operation (LGW_REG_SUCCESS/LGW_REG_ERROR)
+*/
+int lgw_soft_reset(void);
+
+/**
+@brief Check if the registers are ok, send diagnostics to stdio/stderr/file
+@param f file descriptor to to which the check result will be written
+@return status of register operation (LGW_REG_SUCCESS/LGW_REG_ERROR)
+*/
+int lgw_reg_check(FILE *f);
+
+/**
+@brief Lora gateway register write
+@param register_id register number in the data structure describing registers
+@param reg_value signed value to write to the register (for u32, use cast)
+@return status of register operation (LGW_REG_SUCCESS/LGW_REG_ERROR)
+*/
+int lgw_reg_w(uint16_t register_id, int32_t reg_value);
+
+/**
+@brief Lora gateway register read
+@param register_id register number in the data structure describing registers
+@param reg_value pointer to a variable where to write register read value
+@return status of register operation (LGW_REG_SUCCESS/LGW_REG_ERROR)
+*/
+int lgw_reg_r(uint16_t register_id, int32_t *reg_value);
+
+/**
+@brief Lora gateway register burst write
+@param register_id register number in the data structure describing registers
+@param data pointer to byte array that will be sent to the Lora gateway
+@param size size of the transfer, in byte(s)
+@return status of register operation (LGW_REG_SUCCESS/LGW_REG_ERROR)
+*/
+int lgw_reg_wb(uint16_t register_id, uint8_t *data, uint16_t size);
+
+/**
+@brief Lora gateway register burst read
+@param register_id register number in the data structure describing registers
+@param data pointer to byte array that will be written from the Lora gateway
+@param size size of the transfer, in byte(s)
+@return status of register operation (LGW_REG_SUCCESS/LGW_REG_ERROR)
+*/
+int lgw_reg_rb(uint16_t register_id, uint8_t *data, uint16_t size);
+
+
+#endif
+
+/* --- EOF ------------------------------------------------------------------ */
diff --git a/loragw_hal/inc/loragw_spi.h b/loragw_hal/inc/loragw_spi.h
new file mode 100644
index 0000000..62cdeb4
--- /dev/null
+++ b/loragw_hal/inc/loragw_spi.h
@@ -0,0 +1,92 @@
+/*
+ / _____)             _              | |    
+( (____  _____ ____ _| |_ _____  ____| |__  
+ \____ \| ___ |    (_   _) ___ |/ ___)  _ \
+ _____) ) ____| | | || |_| ____( (___| | | |
+(______/|_____)_|_|_| \__)_____)\____)_| |_|
+    ©2013 Semtech-Cycleo
+
+Description:
+    Host specific functions to address the LoRa™ gateway registers through a
+    SPI interface.
+    Single-byte read/write and burst read/write.
+    Does not handle pagination.
+    Could be used with multiple SPI ports in parallel (explicit file descriptor)
+*/
+
+
+#ifndef _LORAGW_SPI_H
+#define _LORAGW_SPI_H
+
+/* -------------------------------------------------------------------------- */
+/* --- DEPENDANCIES --------------------------------------------------------- */
+
+#include <stdint.h>     /* C99 types*/
+
+/* -------------------------------------------------------------------------- */
+/* --- PUBLIC CONSTANTS ----------------------------------------------------- */
+
+#define LGW_SPI_SUCCESS  0
+#define LGW_SPI_ERROR   -1
+#define LGW_BURST_CHUNK  1024
+
+/* -------------------------------------------------------------------------- */
+/* --- PUBLIC FUNCTIONS PROTOTYPES ------------------------------------------ */
+
+/**
+@brief Lora gateway SPI setup (configure I/O and peripherals)
+@param spi_device pointer to SPI file descriptor to be written
+@return status of register operation (LGW_SPI_SUCCESS/LGW_SPI_ERROR)
+*/
+
+int lgw_spi_open(int *spi_device);
+
+/**
+@brief Lora gateway SPI close
+@param spi_device SPI file descriptor of the port to close
+@return status of register operation (LGW_SPI_SUCCESS/LGW_SPI_ERROR)
+*/
+
+int lgw_spi_close(int spi_device);
+
+/**
+@brief Lora gateway SPI single-byte write
+@param spi_device SPI file descriptor of the target port
+@param address 7-bit register address
+@param data data byte to write
+@return status of register operation (LGW_SPI_SUCCESS/LGW_SPI_ERROR)
+*/
+int lgw_spi_w(int spi_device, uint8_t address, uint8_t data);
+
+/**
+@brief Lora gateway SPI single-byte read
+@param spi_device SPI file descriptor of the target port
+@param address 7-bit register address
+@param data data byte to write
+@return status of register operation (LGW_SPI_SUCCESS/LGW_SPI_ERROR)
+*/
+int lgw_spi_r(int spi_device, uint8_t address, uint8_t *data);
+
+/**
+@brief Lora gateway SPI burst (multiple-byte) write
+@param spi_device SPI file descriptor of the target port
+@param address 7-bit register address
+@param data pointer to byte array that will be sent to the Lora gateway
+@param size size of the transfer, in byte(s)
+@return status of register operation (LGW_SPI_SUCCESS/LGW_SPI_ERROR)
+*/
+int lgw_spi_wb(int spi_device, uint8_t address, uint8_t *data, uint16_t size);
+
+/**
+@brief Lora gateway SPI burst (multiple-byte) read
+@param spi_device SPI file descriptor of the target port
+@param address 7-bit register address
+@param data pointer to byte array that will be written from the Lora gateway
+@param size size of the transfer, in byte(s)
+@return status of register operation (LGW_SPI_SUCCESS/LGW_SPI_ERROR)
+*/
+int lgw_spi_rb(int spi_device, uint8_t address, uint8_t *data, uint16_t size);
+
+#endif
+
+/* --- EOF ------------------------------------------------------------------ */
diff --git a/loragw_hal/src/agc_fw.var b/loragw_hal/src/agc_fw.var
new file mode 100644
index 0000000..350e56d
--- /dev/null
+++ b/loragw_hal/src/agc_fw.var
@@ -0,0 +1,526 @@
+/*
+ / _____)             _              | |    
+( (____  _____ ____ _| |_ _____  ____| |__  
+ \____ \| ___ |    (_   _) ___ |/ ___)  _ \
+ _____) ) ____| | | || |_| ____( (___| | | |
+(______/|_____)_|_|_| \__)_____)\____)_| |_|
+    ©2013 Semtech-Cycleo
+
+Description:
+    AGC firmware
+*/
+
+static uint8_t agc_firmware[MCU_AGC_FW_BYTE] = {
+0x8A, 0x51, 0x11, 0x28, 0xFF, 0xBF, 0xFF, 0xBF, 0x80, 0x40, 0x03, 0x4E, 0x83, 0x52, 0x03, 0x53,
+0xA1, 0xC0, 0x04, 0x88, 0xA2, 0xC0, 0x0A, 0xC8, 0xA3, 0x00, 0x01, 0x88, 0xA4, 0xC0, 0x8A, 0x51,
+0x99, 0xEC, 0x8A, 0x51, 0xC4, 0xED, 0x83, 0x96, 0x03, 0x53, 0x2E, 0x48, 0xB4, 0x00, 0x2D, 0x48,
+0xB3, 0x40, 0x2C, 0x08, 0xB2, 0x00, 0x2B, 0x48, 0xB1, 0x00, 0x83, 0x52, 0x03, 0x53, 0x19, 0x54,
+0x99, 0x50, 0x19, 0x95, 0x99, 0x91, 0x19, 0x52, 0x99, 0x92, 0x19, 0x93, 0x99, 0xD3, 0x18, 0x12,
+0x90, 0x30, 0xA8, 0xC0, 0x28, 0xC8, 0x8B, 0x00, 0x98, 0x10, 0x18, 0x11, 0x98, 0x51, 0x97, 0x81,
+0x9A, 0x41, 0x9B, 0x81, 0x83, 0x96, 0x03, 0x53, 0xD1, 0x41, 0xD1, 0x8A, 0x0F, 0xB0, 0x83, 0x52,
+0x03, 0x53, 0xA8, 0xC0, 0x28, 0xC8, 0x83, 0x96, 0x03, 0x53, 0xD9, 0x40, 0xC9, 0x41, 0xD2, 0x41,
+0xD2, 0x8A, 0x0C, 0x30, 0x83, 0x52, 0x03, 0x53, 0xA8, 0xC0, 0x28, 0xC8, 0x83, 0x96, 0x03, 0x53,
+0xDA, 0x40, 0x06, 0x30, 0x83, 0x52, 0x03, 0x53, 0xA8, 0xC0, 0x28, 0xC8, 0x83, 0x96, 0x03, 0x53,
+0xCA, 0x00, 0x02, 0xF0, 0x83, 0x52, 0x03, 0x53, 0xA8, 0xC0, 0x28, 0xC8, 0x83, 0x96, 0x03, 0x53,
+0xD3, 0x40, 0x0C, 0x30, 0x83, 0x52, 0x03, 0x53, 0xA8, 0xC0, 0x28, 0xC8, 0x83, 0x96, 0x03, 0x53,
+0xDB, 0x80, 0x0C, 0x30, 0x83, 0x52, 0x03, 0x53, 0xA8, 0xC0, 0x28, 0xC8, 0x83, 0x96, 0x03, 0x53,
+0xCB, 0x40, 0x03, 0x30, 0x83, 0x52, 0x03, 0x53, 0xA8, 0xC0, 0x28, 0xC8, 0x83, 0x96, 0x03, 0x53,
+0xD4, 0x00, 0x0C, 0x30, 0x83, 0x52, 0x03, 0x53, 0xA8, 0xC0, 0x28, 0xC8, 0x83, 0x96, 0x03, 0x53,
+0xDC, 0x40, 0x12, 0x30, 0x83, 0x52, 0x03, 0x53, 0xA8, 0xC0, 0x28, 0xC8, 0x83, 0x96, 0x03, 0x53,
+0xCC, 0x00, 0x04, 0xF0, 0x83, 0x52, 0x03, 0x53, 0xA8, 0xC0, 0x28, 0xC8, 0x83, 0x96, 0x03, 0x53,
+0xD5, 0x40, 0x0F, 0xB0, 0x83, 0x52, 0x03, 0x53, 0xA8, 0xC0, 0x28, 0xC8, 0x83, 0x96, 0x03, 0x53,
+0xDD, 0x80, 0x18, 0x30, 0x83, 0x52, 0x03, 0x53, 0xA8, 0xC0, 0x28, 0xC8, 0x83, 0x96, 0x03, 0x53,
+0xCD, 0x40, 0x04, 0xF0, 0x83, 0x52, 0x03, 0x53, 0xA8, 0xC0, 0x28, 0xC8, 0x83, 0x96, 0x03, 0x53,
+0xD6, 0x40, 0x0C, 0x30, 0x83, 0x52, 0x03, 0x53, 0xA8, 0xC0, 0x28, 0xC8, 0x83, 0x96, 0x03, 0x53,
+0xDE, 0x80, 0x1E, 0xB0, 0x83, 0x52, 0x03, 0x53, 0xA8, 0xC0, 0x28, 0xC8, 0x83, 0x96, 0x03, 0x53,
+0xCE, 0x40, 0x05, 0x30, 0x83, 0x52, 0x03, 0x53, 0xA8, 0xC0, 0x28, 0xC8, 0x83, 0x96, 0x03, 0x53,
+0xD7, 0x80, 0x0C, 0x30, 0x83, 0x52, 0x03, 0x53, 0xA8, 0xC0, 0x28, 0xC8, 0x83, 0x96, 0x03, 0x53,
+0xDF, 0xC0, 0x24, 0x30, 0x83, 0x52, 0x03, 0x53, 0xA8, 0xC0, 0x28, 0xC8, 0x83, 0x96, 0x03, 0x53,
+0xCF, 0x80, 0x05, 0x30, 0x83, 0x52, 0x03, 0x53, 0xA8, 0xC0, 0x28, 0xC8, 0x83, 0x96, 0x03, 0x53,
+0xD8, 0x00, 0x0C, 0x30, 0x83, 0x52, 0x03, 0x53, 0xA8, 0xC0, 0x28, 0xC8, 0x83, 0x96, 0x03, 0x53,
+0xE0, 0xC0, 0x2A, 0x70, 0x83, 0x52, 0x03, 0x53, 0xA8, 0xC0, 0x28, 0xC8, 0x83, 0x96, 0x03, 0x53,
+0xD0, 0xC0, 0xB9, 0x81, 0xBA, 0x81, 0xBB, 0xC1, 0xBC, 0x81, 0xBD, 0xC1, 0xBE, 0xC1, 0xBF, 0x01,
+0xC0, 0xC1, 0xC1, 0x01, 0x06, 0x30, 0x83, 0x52, 0x03, 0x53, 0xA8, 0xC0, 0x28, 0xC8, 0x83, 0x96,
+0x03, 0x53, 0xC2, 0xC0, 0x0C, 0x30, 0x83, 0x52, 0x03, 0x53, 0xA8, 0xC0, 0x28, 0xC8, 0x83, 0x96,
+0x03, 0x53, 0xC3, 0x00, 0x12, 0x30, 0x83, 0x52, 0x03, 0x53, 0xA8, 0xC0, 0x28, 0xC8, 0x83, 0x96,
+0x03, 0x53, 0xC4, 0xC0, 0x18, 0x30, 0x83, 0x52, 0x03, 0x53, 0xA8, 0xC0, 0x28, 0xC8, 0x83, 0x96,
+0x03, 0x53, 0xC5, 0x00, 0x1E, 0xB0, 0x83, 0x52, 0x03, 0x53, 0xA8, 0xC0, 0x28, 0xC8, 0x83, 0x96,
+0x03, 0x53, 0xC6, 0x00, 0x24, 0x30, 0x83, 0x52, 0x03, 0x53, 0xA8, 0xC0, 0x28, 0xC8, 0x83, 0x96,
+0x03, 0x53, 0xC7, 0x40, 0x2A, 0x70, 0x83, 0x52, 0x03, 0x53, 0xA8, 0xC0, 0x28, 0xC8, 0x83, 0x96,
+0x03, 0x53, 0xC8, 0xC0, 0xEF, 0x01, 0x02, 0xF0, 0x6F, 0xC2, 0x03, 0x5C, 0x28, 0x69, 0x29, 0xA9,
+0x2B, 0xE9, 0xA1, 0xA9, 0xA1, 0xA9, 0x6F, 0xC8, 0xEC, 0xBE, 0x84, 0x80, 0x83, 0x93, 0x80, 0x81,
+0x08, 0xF0, 0x83, 0x52, 0x03, 0x53, 0xA8, 0xC0, 0x83, 0x96, 0x03, 0x53, 0x6F, 0xC8, 0xE9, 0xBE,
+0x84, 0x80, 0x83, 0x52, 0x03, 0x53, 0x28, 0xC8, 0x80, 0x40, 0x83, 0x96, 0x03, 0x53, 0x6F, 0xC8,
+0xEC, 0xBE, 0x84, 0x80, 0x00, 0x48, 0xD1, 0x7E, 0x84, 0x80, 0x00, 0x48, 0x83, 0x52, 0x03, 0x53,
+0xA8, 0xC0, 0x05, 0x30, 0x03, 0xD0, 0xA8, 0x8D, 0xFF, 0x7E, 0x03, 0x9D, 0x4A, 0xA9, 0x83, 0x96,
+0x03, 0x53, 0x6F, 0xC8, 0xEC, 0xBE, 0x84, 0x80, 0x00, 0x48, 0xD9, 0xBE, 0x84, 0x80, 0x00, 0x48,
+0x83, 0x52, 0x03, 0x53, 0xA9, 0x00, 0x29, 0x87, 0x28, 0xC4, 0xAA, 0x00, 0x2A, 0x08, 0x83, 0x96,
+0x03, 0x53, 0xAF, 0x80, 0x6F, 0xC8, 0x83, 0x52, 0x03, 0x53, 0xAB, 0x40, 0x2B, 0x48, 0x83, 0x96,
+0x03, 0x53, 0xB0, 0xC0, 0x0C, 0x30, 0x8A, 0x51, 0x84, 0x65, 0x8A, 0x51, 0x83, 0x52, 0x03, 0x53,
+0x98, 0x95, 0x98, 0x51, 0x83, 0x96, 0x03, 0x53, 0x6F, 0xC8, 0xE9, 0xBE, 0x84, 0x80, 0x83, 0x93,
+0x00, 0x48, 0x83, 0x52, 0x03, 0x53, 0xA8, 0xC0, 0x03, 0x30, 0x03, 0xD0, 0xA8, 0x8D, 0xFF, 0x7E,
+0x03, 0x9D, 0x7D, 0x69, 0x03, 0xD0, 0x28, 0x4D, 0xA9, 0x00, 0x29, 0x08, 0x96, 0x00, 0x83, 0x96,
+0x03, 0x53, 0x6F, 0x18, 0x8C, 0xA9, 0x90, 0x69, 0x83, 0x52, 0x03, 0x53, 0x18, 0x14, 0x93, 0xE9,
+0x83, 0x52, 0x03, 0x53, 0x18, 0xD0, 0x18, 0x55, 0x18, 0x11, 0x01, 0xF0, 0xA8, 0xC0, 0x28, 0xC8,
+0x83, 0x96, 0x03, 0x53, 0xEF, 0x87, 0x02, 0xF0, 0x6F, 0xC2, 0x03, 0x5C, 0xA0, 0x69, 0xA1, 0xA9,
+0x2B, 0xE9, 0xEE, 0xC1, 0x04, 0xF0, 0x6E, 0x82, 0x03, 0x5C, 0xA7, 0x29, 0xA8, 0xA9, 0xAA, 0xE9,
+0xDE, 0x69, 0xDE, 0x69, 0x07, 0x70, 0x83, 0x52, 0x03, 0x53, 0xA8, 0xC0, 0x83, 0x96, 0x03, 0x53,
+0x6E, 0x88, 0xE3, 0xBE, 0x84, 0x80, 0x83, 0x52, 0x03, 0x53, 0x28, 0xC8, 0x83, 0x93, 0x80, 0x40,
+0x83, 0x96, 0x03, 0x53, 0x6E, 0x88, 0xE3, 0xBE, 0x84, 0x80, 0x00, 0x48, 0x83, 0x52, 0x03, 0x53,
+0xA8, 0xC0, 0x28, 0xC8, 0x96, 0x00, 0x83, 0x96, 0x03, 0x53, 0x6E, 0x88, 0xB1, 0x7E, 0x84, 0x80,
+0x00, 0x48, 0x83, 0x52, 0x03, 0x53, 0xA8, 0xC0, 0x28, 0xC8, 0x95, 0x00, 0x98, 0x54, 0x98, 0x10,
+0x01, 0xF0, 0xA8, 0xC0, 0x28, 0xC8, 0x83, 0x96, 0x03, 0x53, 0xEE, 0x47, 0x04, 0xF0, 0x6E, 0x82,
+0x03, 0x5C, 0xDB, 0x69, 0xDC, 0x29, 0xAA, 0xE9, 0xDE, 0x69, 0xDE, 0x69, 0x83, 0x96, 0x03, 0x53,
+0x6C, 0x48, 0xC9, 0x7E, 0x84, 0x80, 0x83, 0x93, 0x00, 0x48, 0x83, 0x52, 0x03, 0x53, 0xA8, 0xC0,
+0x28, 0xC8, 0x83, 0x96, 0x03, 0x53, 0xE7, 0x80, 0x69, 0x48, 0xB9, 0xBE, 0x84, 0x80, 0x00, 0x48,
+0x83, 0x52, 0x03, 0x53, 0xA8, 0xC0, 0x28, 0xC8, 0x83, 0x96, 0x03, 0x53, 0xE8, 0x00, 0x68, 0x08,
+0x67, 0x07, 0x83, 0x52, 0x03, 0x53, 0xA8, 0xC0, 0x28, 0xC8, 0x83, 0x96, 0x03, 0x53, 0xEB, 0x80,
+0x68, 0x08, 0x67, 0x07, 0xD6, 0xBE, 0x83, 0x52, 0x03, 0x53, 0xA8, 0xC0, 0x28, 0xC8, 0x97, 0x40,
+0x83, 0x96, 0x03, 0x53, 0x6D, 0x88, 0xC9, 0x7E, 0x84, 0x80, 0x00, 0x48, 0x83, 0x52, 0x03, 0x53,
+0xA8, 0xC0, 0x28, 0xC8, 0x83, 0x96, 0x03, 0x53, 0xE7, 0x80, 0x6A, 0x48, 0xB9, 0xBE, 0x84, 0x80,
+0x00, 0x48, 0x83, 0x52, 0x03, 0x53, 0xA8, 0xC0, 0x28, 0xC8, 0x83, 0x96, 0x03, 0x53, 0xE8, 0x00,
+0x68, 0x08, 0x67, 0x07, 0xD6, 0xBE, 0x83, 0x52, 0x03, 0x53, 0xA8, 0xC0, 0x28, 0xC8, 0x9C, 0x00,
+0x83, 0x96, 0x03, 0x53, 0xEE, 0xC1, 0x04, 0xF0, 0x6E, 0x82, 0x03, 0x5C, 0x30, 0x6A, 0x31, 0xAA,
+0x33, 0xEA, 0xBB, 0x6A, 0xBB, 0x6A, 0x6E, 0x88, 0xB1, 0x7E, 0x84, 0x80, 0x00, 0x48, 0x83, 0x52,
+0x03, 0x53, 0xA8, 0xC0, 0x28, 0xC8, 0x95, 0x00, 0x0D, 0x08, 0xA8, 0xC0, 0x83, 0x96, 0x03, 0x53,
+0x6E, 0x88, 0xB5, 0xBE, 0x84, 0x80, 0x83, 0x52, 0x03, 0x53, 0x28, 0xC8, 0x80, 0x40, 0x83, 0x96,
+0x03, 0x53, 0x6E, 0x88, 0xB5, 0xBE, 0x84, 0x80, 0x88, 0x30, 0x00, 0x42, 0x03, 0x5C, 0x51, 0xAA,
+0x52, 0xAA, 0x7A, 0x2A, 0x6E, 0x88, 0xE3, 0xBE, 0x84, 0x80, 0x0F, 0xB0, 0x00, 0x42, 0x03, 0x18,
+0x5A, 0xEA, 0x5B, 0x2A, 0x7A, 0x2A, 0x6E, 0x88, 0xE3, 0xBE, 0x84, 0x80, 0x00, 0x48, 0x01, 0xBE,
+0x83, 0x52, 0x03, 0x53, 0xA8, 0xC0, 0x83, 0x96, 0x03, 0x53, 0x6E, 0x88, 0xE3, 0xBE, 0x84, 0x80,
+0x83, 0x52, 0x03, 0x53, 0x28, 0xC8, 0x80, 0x40, 0x83, 0x96, 0x03, 0x53, 0x6E, 0x88, 0xE3, 0xBE,
+0x84, 0x80, 0x00, 0x48, 0x83, 0x52, 0x03, 0x53, 0xA8, 0xC0, 0x28, 0xC8, 0x96, 0x00, 0x98, 0x54,
+0x98, 0x10, 0xAE, 0x2A, 0x83, 0x96, 0x03, 0x53, 0x6E, 0x88, 0xB5, 0xBE, 0x84, 0x80, 0x2D, 0xB0,
+0x00, 0x42, 0x03, 0x18, 0x84, 0x6A, 0x85, 0xAA, 0xAE, 0x2A, 0x6E, 0x88, 0xE3, 0xBE, 0x84, 0x80,
+0x08, 0xF0, 0x00, 0x42, 0x03, 0x5C, 0x8D, 0xEA, 0x8E, 0xEA, 0xAE, 0x2A, 0x6E, 0x88, 0xE3, 0xBE,
+0x84, 0x80, 0x00, 0x48, 0xFF, 0x7E, 0x83, 0x52, 0x03, 0x53, 0xA8, 0xC0, 0x83, 0x96, 0x03, 0x53,
+0x6E, 0x88, 0xE3, 0xBE, 0x84, 0x80, 0x83, 0x52, 0x03, 0x53, 0x28, 0xC8, 0x80, 0x40, 0x83, 0x96,
+0x03, 0x53, 0x6E, 0x88, 0xE3, 0xBE, 0x84, 0x80, 0x00, 0x48, 0x83, 0x52, 0x03, 0x53, 0xA8, 0xC0,
+0x28, 0xC8, 0x96, 0x00, 0x98, 0x54, 0x98, 0x10, 0xAE, 0x2A, 0xAE, 0x2A, 0x01, 0xF0, 0x83, 0x52,
+0xA8, 0xC0, 0x28, 0xC8, 0x83, 0x96, 0x03, 0x53, 0xEE, 0x47, 0x04, 0xF0, 0x6E, 0x82, 0x03, 0x5C,
+0xBA, 0x2A, 0xBB, 0x6A, 0x33, 0xEA, 0xEF, 0x01, 0x02, 0xF0, 0x6F, 0xC2, 0x03, 0x5C, 0xC1, 0xAA,
+0xC2, 0xAA, 0xC4, 0xAA, 0x0C, 0x6C, 0x0C, 0x6C, 0x6F, 0x18, 0xC7, 0x2A, 0xCB, 0x2A, 0x83, 0x52,
+0x03, 0x53, 0x18, 0x14, 0xCE, 0x2A, 0x83, 0x52, 0x03, 0x53, 0x18, 0xD0, 0x0E, 0x08, 0xA8, 0xC0,
+0x28, 0xC8, 0x83, 0x96, 0x03, 0x53, 0xE2, 0x00, 0x88, 0x30, 0x62, 0x02, 0x03, 0x5C, 0xD9, 0x2A,
+0xDA, 0x2A, 0x0C, 0xAB, 0x6F, 0xC8, 0xE9, 0xBE, 0x84, 0x80, 0x0B, 0x70, 0x83, 0x93, 0x00, 0x42,
+0x03, 0x18, 0xE3, 0x2A, 0xE4, 0xEA, 0x0C, 0xAB, 0x6F, 0xC8, 0xE9, 0xBE, 0x84, 0x80, 0x00, 0x48,
+0x01, 0xBE, 0x83, 0x52, 0x03, 0x53, 0xA8, 0xC0, 0x83, 0x96, 0x03, 0x53, 0x6F, 0xC8, 0xE9, 0xBE,
+0x84, 0x80, 0x83, 0x52, 0x03, 0x53, 0x28, 0xC8, 0x80, 0x40, 0x83, 0x96, 0x03, 0x53, 0x6F, 0xC8,
+0xE9, 0xBE, 0x84, 0x80, 0x00, 0x48, 0x83, 0x52, 0x03, 0x53, 0xA8, 0xC0, 0x03, 0x30, 0x03, 0xD0,
+0xA8, 0x8D, 0xFF, 0x7E, 0x03, 0x9D, 0xFF, 0xEA, 0x03, 0xD0, 0x28, 0x4D, 0xA9, 0x00, 0x29, 0x08,
+0x96, 0x00, 0x18, 0x55, 0x18, 0x11, 0x47, 0x2B, 0x2D, 0xB0, 0x83, 0x96, 0x03, 0x53, 0x62, 0x02,
+0x03, 0x18, 0x13, 0xEB, 0x14, 0xAB, 0x47, 0x2B, 0x6F, 0xC8, 0xE9, 0xBE, 0x84, 0x80, 0x09, 0x30,
+0x83, 0x93, 0x00, 0x42, 0x03, 0x5C, 0x1D, 0x2B, 0x1E, 0x2B, 0x47, 0x2B, 0x6F, 0xC8, 0xE9, 0xBE,
+0x84, 0x80, 0x00, 0x48, 0xFF, 0x7E, 0x83, 0x52, 0x03, 0x53, 0xA8, 0xC0, 0x83, 0x96, 0x03, 0x53,
+0x6F, 0xC8, 0xE9, 0xBE, 0x84, 0x80, 0x83, 0x52, 0x03, 0x53, 0x28, 0xC8, 0x80, 0x40, 0x83, 0x96,
+0x03, 0x53, 0x6F, 0xC8, 0xE9, 0xBE, 0x84, 0x80, 0x00, 0x48, 0x83, 0x52, 0x03, 0x53, 0xA8, 0xC0,
+0x03, 0x30, 0x03, 0xD0, 0xA8, 0x8D, 0xFF, 0x7E, 0x03, 0x9D, 0x39, 0x2B, 0x03, 0xD0, 0x28, 0x4D,
+0xA9, 0x00, 0x29, 0x08, 0x96, 0x00, 0x18, 0x55, 0x18, 0x11, 0x47, 0x2B, 0x47, 0x2B, 0x83, 0x52,
+0x0F, 0x48, 0xA8, 0xC0, 0x28, 0xC8, 0x83, 0x96, 0x03, 0x53, 0xE1, 0x00, 0x33, 0xB0, 0x61, 0x02,
+0x03, 0x5C, 0x53, 0x2B, 0x54, 0xEB, 0xA5, 0x2B, 0x6F, 0xC8, 0xEC, 0xBE, 0x84, 0x80, 0x07, 0x70,
+0x83, 0x93, 0x00, 0x42, 0x03, 0x18, 0x5D, 0x6B, 0x5E, 0x6B, 0xA5, 0x2B, 0x6F, 0xC8, 0xEC, 0xBE,
+0x84, 0x80, 0x00, 0x48, 0x01, 0xBE, 0x83, 0x52, 0x03, 0x53, 0xA8, 0xC0, 0x83, 0x96, 0x03, 0x53,
+0x6F, 0xC8, 0xEC, 0xBE, 0x84, 0x80, 0x83, 0x52, 0x03, 0x53, 0x28, 0xC8, 0x80, 0x40, 0x83, 0x96,
+0x03, 0x53, 0x6F, 0xC8, 0xEC, 0xBE, 0x84, 0x80, 0x00, 0x48, 0xD1, 0x7E, 0x84, 0x80, 0x00, 0x48,
+0x83, 0x52, 0x03, 0x53, 0xA8, 0xC0, 0x05, 0x30, 0x03, 0xD0, 0xA8, 0x8D, 0xFF, 0x7E, 0x03, 0x9D,
+0x7C, 0x6B, 0x83, 0x96, 0x03, 0x53, 0x6F, 0xC8, 0xEC, 0xBE, 0x84, 0x80, 0x00, 0x48, 0xD9, 0xBE,
+0x84, 0x80, 0x00, 0x48, 0x83, 0x52, 0x03, 0x53, 0xA9, 0x00, 0x29, 0x87, 0x28, 0xC4, 0xAA, 0x00,
+0x2A, 0x08, 0x83, 0x96, 0x03, 0x53, 0xAF, 0x80, 0x6F, 0xC8, 0x83, 0x52, 0x03, 0x53, 0xAB, 0x40,
+0x2B, 0x48, 0x83, 0x96, 0x03, 0x53, 0xB0, 0xC0, 0x0C, 0x30, 0x8A, 0x51, 0x84, 0x65, 0x8A, 0x51,
+0x83, 0x52, 0x03, 0x53, 0x98, 0x95, 0x98, 0x51, 0xFE, 0xEB, 0x0F, 0xB0, 0x83, 0x96, 0x03, 0x53,
+0x61, 0x02, 0x03, 0x18, 0xAC, 0x2B, 0xAD, 0x6B, 0xFE, 0xEB, 0x6F, 0xC8, 0xEC, 0xBE, 0x84, 0x80,
+0x83, 0x93, 0x80, 0x88, 0x03, 0x59, 0xB5, 0x6B, 0xB6, 0x6B, 0xFE, 0xEB, 0x6F, 0xC8, 0xEC, 0xBE,
+0x84, 0x80, 0x00, 0x48, 0xFF, 0x7E, 0x83, 0x52, 0x03, 0x53, 0xA8, 0xC0, 0x83, 0x96, 0x03, 0x53,
+0x6F, 0xC8, 0xEC, 0xBE, 0x84, 0x80, 0x83, 0x52, 0x03, 0x53, 0x28, 0xC8, 0x80, 0x40, 0x83, 0x96,
+0x03, 0x53, 0x6F, 0xC8, 0xEC, 0xBE, 0x84, 0x80, 0x00, 0x48, 0xD1, 0x7E, 0x84, 0x80, 0x00, 0x48,
+0x83, 0x52, 0x03, 0x53, 0xA8, 0xC0, 0x05, 0x30, 0x03, 0xD0, 0xA8, 0x8D, 0xFF, 0x7E, 0x03, 0x9D,
+0xD4, 0x2B, 0x83, 0x96, 0x03, 0x53, 0x6F, 0xC8, 0xEC, 0xBE, 0x84, 0x80, 0x00, 0x48, 0xD9, 0xBE,
+0x84, 0x80, 0x00, 0x48, 0x83, 0x52, 0x03, 0x53, 0xA9, 0x00, 0x29, 0x87, 0x28, 0xC4, 0xAA, 0x00,
+0x2A, 0x08, 0x83, 0x96, 0x03, 0x53, 0xAF, 0x80, 0x6F, 0xC8, 0x83, 0x52, 0x03, 0x53, 0xAB, 0x40,
+0x2B, 0x48, 0x83, 0x96, 0x03, 0x53, 0xB0, 0xC0, 0x0C, 0x30, 0x8A, 0x51, 0x84, 0x65, 0x8A, 0x51,
+0x83, 0x52, 0x03, 0x53, 0x98, 0x95, 0x98, 0x51, 0xFE, 0xEB, 0xFE, 0xEB, 0x01, 0xF0, 0x83, 0x52,
+0xA8, 0xC0, 0x28, 0xC8, 0x83, 0x96, 0x03, 0x53, 0xEF, 0x87, 0x02, 0xF0, 0x6F, 0xC2, 0x03, 0x5C,
+0x0A, 0x6C, 0x0B, 0xAC, 0xC4, 0xAA, 0x0C, 0x6C, 0x6C, 0x48, 0x83, 0x52, 0x03, 0x53, 0xA8, 0xC0,
+0x28, 0xC8, 0x9A, 0x00, 0x51, 0x70, 0x83, 0x96, 0x03, 0x53, 0x6B, 0x82, 0x03, 0x5C, 0x19, 0xAC,
+0x1A, 0xAC, 0x21, 0x6C, 0x40, 0xF0, 0x83, 0x52, 0x03, 0x53, 0xA8, 0xC0, 0x28, 0xC8, 0x9B, 0x40,
+0xDE, 0x69, 0x28, 0x30, 0x83, 0x96, 0x03, 0x53, 0x6B, 0x82, 0x03, 0x5C, 0x28, 0x6C, 0x29, 0xAC,
+0x30, 0x6C, 0x80, 0xF0, 0x83, 0x52, 0x03, 0x53, 0xA8, 0xC0, 0x28, 0xC8, 0x9B, 0x40, 0xDE, 0x69,
+0x15, 0x70, 0x83, 0x96, 0x03, 0x53, 0x6B, 0x82, 0x03, 0x5C, 0x37, 0x2C, 0x38, 0xAC, 0x3F, 0x6C,
+0x08, 0xF0, 0x83, 0x52, 0x03, 0x53, 0xA8, 0xC0, 0x28, 0xC8, 0x9B, 0x40, 0xDE, 0x69, 0x11, 0x30,
+0x83, 0x96, 0x03, 0x53, 0x6B, 0x82, 0x03, 0x5C, 0x46, 0xAC, 0x47, 0xEC, 0x4E, 0xEC, 0x10, 0xF0,
+0x83, 0x52, 0x03, 0x53, 0xA8, 0xC0, 0x28, 0xC8, 0x9B, 0x40, 0xDE, 0x69, 0x0B, 0x70, 0x83, 0x96,
+0x03, 0x53, 0x6B, 0x82, 0x03, 0x5C, 0x55, 0xEC, 0x56, 0xEC, 0x5D, 0x2C, 0x20, 0xF0, 0x83, 0x52,
+0x03, 0x53, 0xA8, 0xC0, 0x28, 0xC8, 0x9B, 0x40, 0xDE, 0x69, 0x06, 0x30, 0x83, 0x96, 0x03, 0x53,
+0x6B, 0x82, 0x03, 0x5C, 0x64, 0xAC, 0x65, 0xEC, 0x6C, 0xEC, 0x01, 0xF0, 0x83, 0x52, 0x03, 0x53,
+0xA8, 0xC0, 0x28, 0xC8, 0x9B, 0x40, 0xDE, 0x69, 0x04, 0xF0, 0x83, 0x96, 0x03, 0x53, 0x6B, 0x82,
+0x03, 0x5C, 0x73, 0x2C, 0x74, 0xEC, 0x7B, 0x6C, 0x02, 0xF0, 0x83, 0x52, 0x03, 0x53, 0xA8, 0xC0,
+0x28, 0xC8, 0x9B, 0x40, 0xDE, 0x69, 0x02, 0xF0, 0x83, 0x96, 0x03, 0x53, 0x6B, 0x82, 0x03, 0x5C,
+0x82, 0x6C, 0x83, 0xAC, 0x8A, 0xAC, 0x04, 0xF0, 0x83, 0x52, 0x03, 0x53, 0xA8, 0xC0, 0x28, 0xC8,
+0x9B, 0x40, 0xDE, 0x69, 0x83, 0x52, 0x03, 0x53, 0x9B, 0x81, 0xDE, 0x69, 0xDE, 0x69, 0xDE, 0x69,
+0xDE, 0x69, 0xDE, 0x69, 0xDE, 0x69, 0xDE, 0x69, 0xDE, 0x69, 0xDE, 0x69, 0xDE, 0x69, 0x8A, 0x51,
+0x11, 0x28, 0x8B, 0xDC, 0x9C, 0xEC, 0x9D, 0x2C, 0x75, 0x6D, 0x18, 0x12, 0x00, 0xB0, 0x13, 0xDB,
+0x01, 0xF0, 0x9F, 0x80, 0x1F, 0x88, 0xA5, 0x00, 0x25, 0x58, 0xA7, 0x2C, 0xAB, 0x2C, 0x83, 0x52,
+0x03, 0x53, 0x18, 0x14, 0xAE, 0x2C, 0x83, 0x52, 0x03, 0x53, 0x18, 0xD0, 0x12, 0xC8, 0x9F, 0x80,
+0x1F, 0x88, 0xAC, 0x00, 0x25, 0x08, 0xA0, 0x80, 0x20, 0x88, 0xAD, 0x40, 0x04, 0xF0, 0x8A, 0x51,
+0xA8, 0xA5, 0x8A, 0x51, 0x83, 0x52, 0x03, 0x53, 0x11, 0xC8, 0x9F, 0x80, 0x1F, 0x88, 0xAC, 0x00,
+0x25, 0x08, 0xA0, 0x80, 0x20, 0x88, 0xAD, 0x40, 0x05, 0x30, 0x8A, 0x51, 0xA8, 0xA5, 0x8A, 0x51,
+0x83, 0x52, 0x03, 0x53, 0x10, 0x88, 0x9F, 0x80, 0x1F, 0x88, 0xAC, 0x00, 0x25, 0x08, 0xA0, 0x80,
+0x20, 0x88, 0xAD, 0x40, 0x06, 0x30, 0x8A, 0x51, 0xA8, 0xA5, 0x8A, 0x51, 0x03, 0x30, 0x83, 0x52,
+0x03, 0x53, 0x9F, 0x80, 0x1F, 0x88, 0xAC, 0x00, 0x25, 0x08, 0xA0, 0x80, 0x20, 0x88, 0xAD, 0x40,
+0x00, 0xB0, 0x8A, 0x51, 0xA8, 0xA5, 0x8A, 0x51, 0x07, 0x70, 0x83, 0x52, 0x03, 0x53, 0x9F, 0x80,
+0x1F, 0x88, 0xAC, 0x00, 0x25, 0x08, 0xA0, 0x80, 0x20, 0x88, 0xAD, 0x40, 0x00, 0xB0, 0x8A, 0x51,
+0xA8, 0xA5, 0x8A, 0x51, 0x0F, 0xB0, 0x83, 0x52, 0x03, 0x53, 0x9F, 0x80, 0x1F, 0x88, 0xAC, 0x00,
+0x25, 0x08, 0xA0, 0x80, 0x20, 0x88, 0xAD, 0x40, 0x00, 0xB0, 0x8A, 0x51, 0xA8, 0xA5, 0x8A, 0x51,
+0x83, 0x52, 0x03, 0x53, 0x25, 0x08, 0x03, 0x9D, 0x06, 0xAD, 0x1D, 0x2D, 0x93, 0x1D, 0x09, 0xAD,
+0x0D, 0xED, 0x83, 0x52, 0x03, 0x53, 0x19, 0xD7, 0x10, 0x6D, 0x83, 0x52, 0x03, 0x53, 0x19, 0x93,
+0x93, 0xD9, 0x13, 0xED, 0x17, 0x2D, 0x83, 0x52, 0x03, 0x53, 0x99, 0x17, 0x1A, 0xED, 0x83, 0x52,
+0x03, 0x53, 0x99, 0xD3, 0x19, 0x51, 0x99, 0xD5, 0x33, 0x2D, 0x93, 0x1D, 0x20, 0x6D, 0x24, 0xAD,
+0x83, 0x52, 0x03, 0x53, 0x19, 0x96, 0x27, 0x2D, 0x83, 0x52, 0x03, 0x53, 0x19, 0x52, 0x93, 0xD9,
+0x2A, 0xED, 0x2E, 0x2D, 0x83, 0x52, 0x03, 0x53, 0x99, 0xD6, 0x31, 0xED, 0x83, 0x52, 0x03, 0x53,
+0x99, 0x92, 0x19, 0x10, 0x99, 0x94, 0x93, 0x1D, 0x36, 0x2D, 0x37, 0x6D, 0x44, 0xAD, 0x1D, 0xB0,
+0x9F, 0x80, 0x1F, 0x88, 0xAC, 0x00, 0x25, 0x08, 0xA0, 0x80, 0x20, 0x88, 0xAD, 0x40, 0x08, 0xF0,
+0x8A, 0x51, 0xA8, 0xA5, 0x8A, 0x51, 0x54, 0xED, 0x3B, 0xF0, 0x83, 0x52, 0x03, 0x53, 0x9F, 0x80,
+0x1F, 0x88, 0xAC, 0x00, 0x25, 0x08, 0xA0, 0x80, 0x20, 0x88, 0xAD, 0x40, 0x08, 0xF0, 0x8A, 0x51,
+0xA8, 0xA5, 0x8A, 0x51, 0x54, 0xED, 0x54, 0xED, 0x83, 0x52, 0x03, 0x53, 0x93, 0x1B, 0x59, 0x2D,
+0x5A, 0x2D, 0x54, 0xED, 0x5B, 0x6D, 0x25, 0x08, 0x03, 0x9D, 0x5F, 0xAD, 0x62, 0xED, 0x99, 0x91,
+0x19, 0x95, 0x65, 0x2D, 0x99, 0x50, 0x19, 0x54, 0x65, 0x2D, 0x03, 0x30, 0x9F, 0x80, 0x1F, 0x88,
+0xAC, 0x00, 0x25, 0x08, 0xA0, 0x80, 0x20, 0x88, 0xAD, 0x40, 0x00, 0xB0, 0x8A, 0x51, 0xA8, 0xA5,
+0x8A, 0x51, 0x83, 0x52, 0x03, 0x53, 0x18, 0x56, 0x75, 0x6D, 0x90, 0x30, 0x9F, 0x80, 0x1F, 0x88,
+0x8B, 0x00, 0x24, 0xC8, 0x81, 0x80, 0x23, 0x08, 0x8A, 0xC0, 0x22, 0xC8, 0x84, 0x80, 0x21, 0x4E,
+0x83, 0xC0, 0x80, 0x0E, 0x00, 0xCE, 0x09, 0x80, 0x83, 0x52, 0x03, 0x53, 0xA7, 0x40, 0x83, 0x96,
+0x03, 0x53, 0x30, 0xC8, 0x03, 0x9D, 0x8D, 0x2D, 0x99, 0x2D, 0x2F, 0x88, 0x83, 0x52, 0x03, 0x53,
+0xA6, 0x00, 0x26, 0x08, 0x88, 0x80, 0x27, 0x48, 0x80, 0x38, 0xA6, 0x00, 0x26, 0x08, 0x86, 0xC0,
+0xA7, 0x6D, 0x83, 0x96, 0x03, 0x53, 0x2F, 0x88, 0x83, 0x52, 0x03, 0x53, 0xA6, 0x00, 0x26, 0x08,
+0x88, 0x80, 0x27, 0x48, 0x80, 0x38, 0xA6, 0x00, 0x26, 0x08, 0x85, 0xC0, 0xA7, 0x6D, 0x08, 0x40,
+0x83, 0x52, 0x03, 0x53, 0x9E, 0x40, 0x2D, 0x48, 0x03, 0x9D, 0xAF, 0xAD, 0xB9, 0x6D, 0x2C, 0x08,
+0x9D, 0x40, 0x1D, 0x48, 0x88, 0x80, 0x1E, 0x48, 0x80, 0x38, 0x9D, 0x40, 0x1D, 0x48, 0x86, 0xC0,
+0xC3, 0x2D, 0x2C, 0x08, 0x9D, 0x40, 0x1D, 0x48, 0x88, 0x80, 0x1E, 0x48, 0x80, 0x38, 0x9D, 0x40,
+0x1D, 0x48, 0x85, 0xC0, 0xC3, 0x2D, 0x08, 0x40, 0x83, 0x96, 0x03, 0x53, 0x8A, 0x51, 0xD9, 0x25,
+0x8A, 0x51, 0xAB, 0x40, 0x8A, 0x51, 0xDA, 0x25, 0x8A, 0x51, 0xAC, 0x00, 0x8A, 0x51, 0xDB, 0x65,
+0x8A, 0x51, 0xAD, 0x40, 0x8A, 0x51, 0xDC, 0x25, 0x8A, 0x51, 0xAE, 0x40, 0x83, 0x01, 0x8A, 0x51,
+0x13, 0x68, 0x00, 0xF4, 0x01, 0x34, 0x02, 0x34, 0x03, 0x74, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF
+};
diff --git a/loragw_hal/src/arb_fw.var b/loragw_hal/src/arb_fw.var
new file mode 100644
index 0000000..2e41dcc
--- /dev/null
+++ b/loragw_hal/src/arb_fw.var
@@ -0,0 +1,142 @@
+/*
+ / _____)             _              | |    
+( (____  _____ ____ _| |_ _____  ____| |__  
+ \____ \| ___ |    (_   _) ___ |/ ___)  _ \
+ _____) ) ____| | | || |_| ____( (___| | | |
+(______/|_____)_|_|_| \__)_____)\____)_| |_|
+    ©2013 Semtech-Cycleo
+
+Description:
+    Arbiter firmware
+*/
+
+static uint8_t arb_firmware[MCU_ARB_FW_BYTE] = {
+0x31, 0xAA, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF, 0xFF, 0xBF,
+0xFF, 0xBF, 0x64, 0xC0, 0x80, 0x81, 0x84, 0x0A, 0x04, 0xC6, 0x03, 0x59, 0x00, 0xF4, 0x04, 0xC6,
+0x2A, 0xAA, 0xDA, 0x81, 0x83, 0x93, 0x22, 0x30, 0x84, 0x80, 0x5A, 0xB0, 0x29, 0x62, 0xDB, 0xC1,
+0xDC, 0x81, 0xDD, 0xC1, 0xE3, 0x81, 0xE1, 0x41, 0xE2, 0x41, 0xF6, 0x30, 0x84, 0x80, 0xFE, 0x70,
+0x29, 0x62, 0x83, 0x01, 0xA8, 0xAA, 0x83, 0x52, 0xE2, 0x41, 0x08, 0xF0, 0x62, 0x02, 0x03, 0x5C,
+0x4A, 0xAA, 0x4B, 0xEA, 0x4D, 0xEA, 0x70, 0xAA, 0x70, 0xAA, 0x62, 0x08, 0x32, 0x3E, 0x84, 0x80,
+0x83, 0x93, 0x80, 0x81, 0x62, 0x08, 0x3A, 0x7E, 0x84, 0x80, 0x80, 0x81, 0x62, 0x08, 0x4A, 0x3E,
+0x84, 0x80, 0x80, 0x81, 0x62, 0x08, 0x22, 0xFE, 0x84, 0x80, 0x80, 0x81, 0x62, 0x08, 0x42, 0xFE,
+0x84, 0x80, 0x80, 0x81, 0x62, 0x08, 0x2A, 0x3E, 0x84, 0x80, 0x80, 0x81, 0x01, 0xF0, 0xDE, 0x80,
+0x5E, 0x88, 0xE2, 0xC7, 0x08, 0xF0, 0x62, 0x02, 0x03, 0x5C, 0x6F, 0x6A, 0x70, 0xAA, 0x4D, 0xEA,
+0xE1, 0x41, 0x5A, 0x50, 0xDA, 0x90, 0x08, 0x40, 0x83, 0x52, 0xDF, 0xC0, 0xDA, 0x90, 0x5F, 0xC8,
+0xDE, 0x80, 0x5E, 0x88, 0x96, 0x00, 0x8D, 0xDC, 0x7E, 0x6A, 0x7F, 0xAA, 0xA7, 0x2A, 0x15, 0x54,
+0xDA, 0xD4, 0x82, 0x6A, 0x0D, 0xDD, 0x85, 0xAA, 0x86, 0xAA, 0x82, 0x6A, 0x87, 0xEA, 0x10, 0x88,
+0xDE, 0x80, 0x5E, 0x88, 0x83, 0x96, 0xF8, 0x40, 0x83, 0x52, 0x11, 0xC8, 0xDE, 0x80, 0x5E, 0x88,
+0x83, 0x96, 0xF9, 0x80, 0x83, 0x52, 0x0F, 0x48, 0xDE, 0x80, 0x5E, 0x88, 0x83, 0x96, 0xFB, 0xC0,
+0x83, 0x52, 0x0E, 0x08, 0xDE, 0x80, 0x5E, 0x88, 0x83, 0x96, 0xF7, 0xC0, 0x83, 0x52, 0x12, 0xC8,
+0xDE, 0x80, 0x5E, 0x88, 0x83, 0x96, 0xFA, 0x80, 0x83, 0x52, 0x15, 0x10, 0xA7, 0x2A, 0x08, 0x40,
+0x43, 0x62, 0xD0, 0xAA, 0xD0, 0xAA, 0xE1, 0x41, 0x04, 0xF0, 0x61, 0x02, 0x03, 0x5C, 0xB1, 0xEA,
+0xB2, 0xEA, 0xB4, 0xEA, 0xD0, 0xAA, 0xD0, 0xAA, 0x5A, 0x94, 0x61, 0x08, 0x74, 0xA2, 0x83, 0x52,
+0xDA, 0x1C, 0xBB, 0x6A, 0xBC, 0x2A, 0xBE, 0x6A, 0x36, 0xE3, 0xBE, 0x6A, 0x83, 0x52, 0x0D, 0x9C,
+0xC2, 0xAA, 0xC3, 0xEA, 0xC5, 0xEA, 0xD0, 0xAA, 0xD0, 0xAA, 0x01, 0xF0, 0xE0, 0xC0, 0x60, 0xC8,
+0xE1, 0xC7, 0x04, 0xF0, 0x61, 0x02, 0x03, 0x5C, 0xCE, 0x2A, 0xCF, 0x6A, 0xB4, 0xEA, 0xD0, 0xAA,
+0x83, 0x52, 0x0D, 0x9C, 0xD4, 0xEA, 0xD5, 0x2A, 0xAB, 0x2A, 0x5A, 0xDC, 0xD8, 0xEA, 0xD9, 0x2A,
+0xDB, 0x6A, 0xE0, 0x62, 0xDB, 0x6A, 0x83, 0x52, 0x5A, 0x50, 0xD0, 0xAA, 0xD0, 0xAA, 0x00, 0xA8,
+0x83, 0x52, 0xDC, 0x81, 0xE2, 0x41, 0x08, 0xF0, 0x62, 0x02, 0x03, 0x5C, 0xE8, 0xEA, 0xE9, 0x2A,
+0xEB, 0x6A, 0x35, 0x2B, 0x35, 0x2B, 0x62, 0x08, 0x2A, 0x3E, 0x84, 0x80, 0x83, 0x93, 0x00, 0x48,
+0x01, 0x7A, 0x03, 0x9D, 0xF4, 0x2A, 0xF5, 0x6A, 0x2A, 0xEB, 0x01, 0xF0, 0xDE, 0x80, 0x5E, 0x88,
+0xDC, 0x07, 0x62, 0x08, 0x2A, 0x3E, 0x84, 0x80, 0x80, 0x81, 0x62, 0x08, 0x42, 0xFE, 0x84, 0x80,
+0x00, 0x48, 0xDE, 0x80, 0x5E, 0x88, 0x97, 0x40, 0x62, 0x08, 0x22, 0xFE, 0x84, 0x80, 0x00, 0x48,
+0xDE, 0x80, 0x5E, 0x88, 0x98, 0xC0, 0x62, 0x08, 0x32, 0x3E, 0x84, 0x80, 0x00, 0x48, 0xDE, 0x80,
+0x5E, 0x88, 0x99, 0x00, 0x62, 0x08, 0x3A, 0x7E, 0x84, 0x80, 0x00, 0x48, 0xDE, 0x80, 0x5E, 0x88,
+0x9A, 0x00, 0x62, 0x08, 0xDE, 0x80, 0x5E, 0x88, 0x9B, 0x40, 0x62, 0x08, 0x4A, 0x3E, 0x84, 0x80,
+0x00, 0x48, 0xDE, 0x80, 0x5E, 0x88, 0x9C, 0x00, 0x95, 0x94, 0x95, 0x94, 0x95, 0x94, 0x95, 0x94,
+0x95, 0x50, 0x2A, 0xEB, 0x01, 0xF0, 0xDE, 0x80, 0x5E, 0x88, 0xE2, 0xC7, 0x08, 0xF0, 0x62, 0x02,
+0x03, 0x5C, 0x33, 0x2B, 0x34, 0xEB, 0xEB, 0x6A, 0x35, 0x2B, 0x08, 0x40, 0x83, 0x52, 0x5A, 0x91,
+0xE2, 0x41, 0x08, 0xF0, 0x62, 0x02, 0x03, 0x5C, 0x3E, 0x6B, 0x3F, 0xAB, 0x41, 0xAB, 0x96, 0x2B,
+0x96, 0x2B, 0x5A, 0xD9, 0x44, 0xAB, 0x45, 0xEB, 0x85, 0xEB, 0x14, 0x30, 0x83, 0x96, 0x7B, 0xC2,
+0x03, 0x18, 0x4B, 0x2B, 0x4C, 0xEB, 0x4F, 0x6B, 0x83, 0x52, 0x5A, 0xD5, 0x4F, 0x6B, 0x01, 0xF0,
+0x83, 0x52, 0xDE, 0x80, 0x62, 0x4A, 0x56, 0x2B, 0x03, 0xD0, 0xDE, 0x4D, 0xFF, 0x7E, 0x03, 0x9D,
+0x54, 0xEB, 0x5E, 0x88, 0x13, 0x45, 0x03, 0x9D, 0x5E, 0x6B, 0x5F, 0xAB, 0x6A, 0x2B, 0x62, 0x08,
+0x2A, 0x3E, 0x84, 0x80, 0x83, 0x93, 0x00, 0x48, 0x01, 0x7A, 0x03, 0x9D, 0x68, 0xEB, 0x69, 0x2B,
+0x85, 0xEB, 0x6A, 0x2B, 0x62, 0x08, 0x42, 0xFE, 0x84, 0x80, 0x83, 0x93, 0x00, 0x48, 0x83, 0x96,
+0x7A, 0xC6, 0x03, 0x9D, 0x74, 0x2B, 0x75, 0x6B, 0x85, 0xEB, 0x83, 0x52, 0x62, 0x08, 0x22, 0xFE,
+0x84, 0x80, 0x00, 0x48, 0x83, 0x96, 0x77, 0x06, 0x03, 0x9D, 0x7F, 0xEB, 0x80, 0x6B, 0x85, 0xEB,
+0x83, 0x52, 0x5A, 0xD5, 0x85, 0xEB, 0x85, 0xEB, 0x85, 0xEB, 0x83, 0x52, 0x5A, 0x1D, 0x89, 0xEB,
+0x8A, 0xEB, 0x8C, 0xEB, 0x96, 0x2B, 0x96, 0x2B, 0x01, 0xF0, 0xDE, 0x80, 0x5E, 0x88, 0xE2, 0xC7,
+0x08, 0xF0, 0x62, 0x02, 0x03, 0x5C, 0x95, 0x2B, 0x96, 0x2B, 0x41, 0xAB, 0x5A, 0xD9, 0x99, 0x2B,
+0x9A, 0x2B, 0xFF, 0x2B, 0xE2, 0x41, 0x08, 0xF0, 0x62, 0x02, 0x03, 0x5C, 0xA0, 0xAB, 0xA1, 0xEB,
+0xA3, 0x2B, 0xFF, 0x2B, 0xFF, 0x2B, 0x01, 0xF0, 0xDE, 0x80, 0x62, 0x4A, 0xA9, 0x2B, 0x03, 0xD0,
+0xDE, 0x4D, 0xFF, 0x7E, 0x03, 0x9D, 0xA7, 0x6B, 0x5E, 0x88, 0x13, 0x45, 0x03, 0x9D, 0xB1, 0x2B,
+0xB2, 0x2B, 0xF3, 0xAB, 0x62, 0x08, 0x2A, 0x3E, 0x84, 0x80, 0x83, 0x93, 0x80, 0x88, 0x03, 0x9D,
+0xBA, 0x6B, 0xBB, 0xAB, 0xF3, 0xAB, 0x5A, 0xD9, 0xBE, 0xAB, 0xBF, 0xEB, 0xF3, 0xAB, 0x83, 0x96,
+0x78, 0x48, 0x83, 0x52, 0xDE, 0x80, 0x62, 0x08, 0x32, 0x3E, 0x84, 0x80, 0x5E, 0x88, 0x80, 0x40,
+0x83, 0x96, 0x79, 0x88, 0x83, 0x52, 0xDE, 0x80, 0x62, 0x08, 0x3A, 0x7E, 0x84, 0x80, 0x5E, 0x88,
+0x80, 0x40, 0x83, 0x96, 0x7B, 0xC8, 0x83, 0x52, 0xDE, 0x80, 0x62, 0x08, 0x4A, 0x3E, 0x84, 0x80,
+0x5E, 0x88, 0x80, 0x40, 0x83, 0x96, 0x77, 0xC8, 0x83, 0x52, 0xDE, 0x80, 0x62, 0x08, 0x22, 0xFE,
+0x84, 0x80, 0x5E, 0x88, 0x80, 0x40, 0x83, 0x96, 0x7A, 0x88, 0x83, 0x52, 0xDE, 0x80, 0x62, 0x08,
+0x42, 0xFE, 0x84, 0x80, 0x5E, 0x88, 0x80, 0x40, 0x62, 0x08, 0x2A, 0x3E, 0x84, 0x80, 0x80, 0x81,
+0x80, 0xCA, 0x5A, 0xD5, 0xFF, 0x2B, 0x01, 0xF0, 0xDE, 0x80, 0x5E, 0x88, 0xE2, 0xC7, 0x08, 0xF0,
+0x62, 0x02, 0x03, 0x5C, 0xFC, 0xAB, 0xFD, 0xEB, 0xA3, 0x2B, 0xFF, 0x2B, 0xFF, 0x2B, 0x08, 0x40
+};
diff --git a/loragw_hal/src/loragw_aux.c b/loragw_hal/src/loragw_aux.c
new file mode 100644
index 0000000..52df612
--- /dev/null
+++ b/loragw_hal/src/loragw_aux.c
@@ -0,0 +1,51 @@
+/*
+ / _____)             _              | |    
+( (____  _____ ____ _| |_ _____  ____| |__  
+ \____ \| ___ |    (_   _) ___ |/ ___)  _ \
+ _____) ) ____| | | || |_| ____( (___| | | |
+(______/|_____)_|_|_| \__)_____)\____)_| |_|
+    ©2013 Semtech-Cycleo
+
+Description:
+    Lora gateway auxiliary functions
+*/
+
+
+/* -------------------------------------------------------------------------- */
+/* --- DEPENDANCIES --------------------------------------------------------- */
+
+#include <stdio.h>      /* printf fprintf */
+#include <time.h>       /* clock_nanosleep */
+
+/* -------------------------------------------------------------------------- */
+/* --- PRIVATE MACROS ------------------------------------------------------- */
+
+#ifdef DEBUG
+    #define DEBUG_MSG(str)              fprintf(stderr, str)
+    #define DEBUG_PRINTF(fmt, args...)  fprintf(stderr,"%s:%d: "fmt, __FUNCTION__, __LINE__, args)
+#else
+    #define DEBUG_MSG(str)
+    #define DEBUG_PRINTF(fmt, args...)
+#endif
+
+/* -------------------------------------------------------------------------- */
+/* --- PUBLIC FUNCTIONS DEFINITION ------------------------------------------ */
+
+/* This implementation is POSIX-pecific and require a fix to be compatible with C99 */
+void wait_ms(unsigned long a) {
+    struct timespec dly;
+    struct timespec rem;
+    
+    dly.tv_sec = a / 1000;
+    dly.tv_nsec = ((long)a % 1000) * 1000000;
+    
+    DEBUG_PRINTF("NOTE dly: %ld sec %ld ns\n", dly.tv_sec, dly.tv_nsec);
+    
+    if((dly.tv_sec > 0) || ((dly.tv_sec == 0) && (dly.tv_nsec > 100000))) {
+        clock_nanosleep(CLOCK_MONOTONIC, 0, &dly, &rem);
+        DEBUG_PRINTF("NOTE remain: %ld sec %ld ns\n", rem.tv_sec, rem.tv_nsec);
+    }
+    return;
+}
+
+/* --- EOF ------------------------------------------------------------------ */
diff --git a/loragw_hal/src/loragw_hal.c b/loragw_hal/src/loragw_hal.c
new file mode 100644
index 0000000..bdf563c
--- /dev/null
+++ b/loragw_hal/src/loragw_hal.c
@@ -0,0 +1,974 @@
+/*
+ / _____)             _              | |    
+( (____  _____ ____ _| |_ _____  ____| |__  
+ \____ \| ___ |    (_   _) ___ |/ ___)  _ \
+ _____) ) ____| | | || |_| ____( (___| | | |
+(______/|_____)_|_|_| \__)_____)\____)_| |_|
+    ©2013 Semtech-Cycleo
+
+Description:
+    Lora gateway Hardware Abstraction Layer
+*/
+
+
+/* -------------------------------------------------------------------------- */
+/* --- DEPENDANCIES --------------------------------------------------------- */
+
+#include <stdint.h>     /* C99 types */
+#include <stdlib.h>     /* malloc & free */
+#include <stdbool.h>    /* bool type */
+#include <stdio.h>      /* printf fprintf */
+#include <math.h>       /* NaN */
+
+#include "loragw_reg.h"
+#include "loragw_hal.h"
+#include "loragw_aux.h"
+
+/* -------------------------------------------------------------------------- */
+/* --- PRIVATE MACROS ------------------------------------------------------- */
+
+#define ARRAY_SIZE(a) (sizeof(a) / sizeof((a)[0]))
+#ifdef DEBUG
+    #define DEBUG_MSG(str)              fprintf(stderr, str)
+    #define DEBUG_PRINTF(fmt, args...)  fprintf(stderr,"%s:%d: "fmt, __FUNCTION__, __LINE__, args)
+    #define DEBUG_ARRAY(a,b,c)          for(a=0;a<b;++a) fprintf(stderr,"%x.",c[a]);fprintf(stderr,"end\n")
+    #define CHECK_NULL(a)               if(a==NULL){fprintf(stderr,"%s:%d: ERROR: NULL POINTER AS ARGUMENT\n", __FUNCTION__, __LINE__);return LGW_HAL_ERROR;}
+#else
+    #define DEBUG_MSG(str)
+    #define DEBUG_PRINTF(fmt, args...)
+    #define DEBUG_ARRAY(a,b,c)
+    #define CHECK_NULL(a)               if(a==NULL){return LGW_HAL_ERROR;}
+#endif
+
+#define IF_HZ_TO_REG(f) (f << 5)/15625
+
+/* -------------------------------------------------------------------------- */
+/* --- PRIVATE CONSTANTS ---------------------------------------------------- */
+
+#define     MCU_ARB     0
+#define     MCU_AGC     1
+
+const uint8_t ifmod_config[LGW_IF_CHAIN_NB] = LGW_IFMODEM_CONFIG; /* define hardware capability */
+
+const uint32_t rf_rx_lowfreq[LGW_RF_CHAIN_NB] = LGW_RF_RX_LOWFREQ;
+const uint32_t rf_rx_upfreq[LGW_RF_CHAIN_NB] = LGW_RF_RX_UPFREQ;
+const uint32_t rf_tx_lowfreq[LGW_RF_CHAIN_NB] = LGW_RF_TX_LOWFREQ;
+const uint32_t rf_tx_upfreq[LGW_RF_CHAIN_NB] = LGW_RF_TX_UPFREQ;
+
+#define     MCU_ARB_FW_BYTE     2048 /* size of the firmware IN BYTES (= twice the number of 14b words) */
+#define     MCU_AGC_FW_BYTE     8192 /* size of the firmware IN BYTES (= twice the number of 14b words) */
+
+#define     SX1257_CLK_OUT          1   
+#define     SX1257_TX_DAC_CLK_SEL   1   /* 0:int, 1:ext */
+#define     SX1257_TX_DAC_GAIN      2   /* 3:0, 2:-3, 1:-6, 0:-9 dBFS (default 2) */
+#define     SX1257_TX_MIX_GAIN      14  /* -38 + 2*TxMixGain dB (default 14) */
+#define     SX1257_TX_PLL_BW        3   /* 0:75, 1:150, 2:225, 3:300 kHz (default 3) */
+#define     SX1257_TX_ANA_BW        0   /* 17.5 / 2*(41-TxAnaBw) MHz (default 0) */
+#define     SX1257_TX_DAC_BW        7   /* 24 + 8*TxDacBw Nb FIR taps (default 2) */
+#define     SX1257_RX_LNA_GAIN      1   /* 1 to 6, 1 highest gain */
+#define     SX1257_RX_BB_GAIN       12  /* 0 to 15 , 15 highest gain */
+#define     SX1257_RX_ADC_BW        7   /* 0 to 7, 2:100<BW<200, 5:200<BW<400,7:400<BW (kHz) */
+#define     SX1257_RX_ADC_TRIM      7   /* 0 to 7, 6 for 32MHz ref, 5 for 36MHz ref */
+#define     SX1257_RXBB_BW          2
+
+#define     RSSI_OFFSET_LORA_MULTI  -100.0 // TODO
+#define     RSSI_OFFSET_LORA_STD    -100.0 // TODO
+
+#define     TX_METADATA_NB      16
+#define     RX_METADATA_NB      16
+
+#define     MIN_LORA_PREAMBLE   4
+
+/* -------------------------------------------------------------------------- */
+/* --- PRIVATE VARIABLES ---------------------------------------------------- */
+
+#include "arb_fw.var" /* external definition of the variable */
+#include "agc_fw.var" /* external definition of the variable */
+
+/*
+The following static variables are the configuration set that the user can
+modify using rxrf_setconf and rxif_setconf functions.
+The function _start then use that set to configure the hardware.
+
+Parameters validity and coherency is verified by the _setconf functions and
+the _start function assumes 
+*/
+
+static bool lgw_is_started = false;
+
+static bool rf_enable[LGW_RF_CHAIN_NB] = {0, 0};
+static uint32_t rf_rx_freq[LGW_IF_CHAIN_NB] = {0, 0}; /* absolute, in Hz */
+
+static uint8_t if_rf_switch = 0x00; /* each IF from 0 to 7 has 1 bit associated to it, 0 -> radio A, 1 -> radio B */
+/* IF 8 and 9 are on radio A */
+
+static bool if_enable[LGW_IF_CHAIN_NB] = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
+static int32_t if_freq[LGW_IF_CHAIN_NB] = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0}; /* relative to radio frequency, +/- in Hz */
+
+static uint8_t lora_multi_sfmask[LGW_MULTI_NB] = {0, 0, 0, 0}; /* enables SF for Lora 'multi' modems */
+static uint8_t lora_rx_bw = 0; /* for the Lora standalone modem(s) */
+static uint16_t lora_rx_sf = 0; /* for the Lora standalone modem(s) */
+static uint8_t fsk_rx_bw = 0; /* for the FSK standalone modem(s) */
+static uint8_t fsk_rx_sf = 0; /* for the FSK standalone modem(s) */
+
+/* -------------------------------------------------------------------------- */
+/* --- PRIVATE FUNCTIONS DECLARATION ---------------------------------------- */
+
+int load_firmware(uint8_t target, uint8_t *firmware, uint16_t size);
+
+void sx125x_write(uint8_t rf_chain, uint8_t addr, uint8_t data);
+
+uint8_t sx125x_read(uint8_t rf_chain, uint8_t addr);
+
+void setup_sx1257(uint8_t rf_chain, uint32_t freq_hz);
+
+void lgw_constant_adjust(void);
+
+/* -------------------------------------------------------------------------- */
+/* --- PRIVATE FUNCTIONS DEFINITION ----------------------------------------- */
+
+/* size is the firmware size in bytes (not 14b words) */
+int load_firmware(uint8_t target, uint8_t *firmware, uint16_t size) {
+    int i;
+    int32_t read_value;
+    int reg_rst;
+    int reg_sel;
+    
+    /* check parameters */
+    CHECK_NULL(firmware);
+    if (target == MCU_ARB) {
+        if (size != MCU_ARB_FW_BYTE) {
+            DEBUG_MSG("ERROR: NOT A VALID SIZE FOR MCU ARG FIRMWARE\n");
+            return -1;
+        }
+        reg_rst = LGW_MCU_RST_0;
+        reg_sel = LGW_MCU_SELECT_MUX_0;
+    }else if (target == MCU_AGC) {
+        if (size != MCU_AGC_FW_BYTE) {
+            DEBUG_MSG("ERROR: NOT A VALID SIZE FOR MCU AGC FIRMWARE\n");
+            return -1;
+        }
+        reg_rst = LGW_MCU_RST_1;
+        reg_sel = LGW_MCU_SELECT_MUX_1;
+    } else {
+        DEBUG_MSG("ERROR: NOT A VALID TARGET FOR LOADING FIRMWARE\n");
+        return -1;
+    }
+    
+    /* reset the targeted MCU */
+    lgw_reg_w(reg_rst, 1);
+    
+    /* set mux to access MCU program RAM and set address to 0 */
+    lgw_reg_w(reg_sel, 0);
+    lgw_reg_w(LGW_MCU_PROM_ADDR, 0);
+    
+    /* write the program in one burst */
+    lgw_reg_wb(LGW_MCU_PROM_DATA, firmware, size);
+    
+    /* give back control of the MCU program ram to the MCU */
+    lgw_reg_w(reg_sel, 1);
+    
+    return 0;
+}
+
+/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
+
+void sx125x_write(uint8_t channel, uint8_t addr, uint8_t data) {
+    int reg_add, reg_dat, reg_cs;
+    
+    /* checking input parameters */
+    if (channel >= LGW_RF_CHAIN_NB) {
+        DEBUG_MSG("ERROR: INVALID RF_CHAIN\n");
+        return;
+    }
+    if (addr >= 0x7F) {
+        DEBUG_MSG("ERROR: ADDRESS OUT OF RANGE\n");
+        return;
+    }
+    
+    /* selecting the target radio */
+    switch (channel) {
+        case 0:
+            reg_add = LGW_SPI_RADIO_A__ADDR;
+            reg_dat = LGW_SPI_RADIO_A__DATA;
+            reg_cs  = LGW_SPI_RADIO_A__CS;
+            break;
+            
+        case 1:
+            reg_add = LGW_SPI_RADIO_B__ADDR;
+            reg_dat = LGW_SPI_RADIO_B__DATA;
+            reg_cs  = LGW_SPI_RADIO_B__CS;
+            break;
+            
+        default:
+            DEBUG_PRINTF("ERROR: UNEXPECTED VALUE %d IN SWITCH STATEMENT\n", channel);
+            return;
+    }
+    
+    /* SPI master data write procedure */
+    lgw_reg_w(reg_add, 0x80 | addr); /* MSB at 1 for write operation */
+    lgw_reg_w(reg_dat, data);
+    lgw_reg_w(reg_cs, 1);
+    lgw_reg_w(reg_cs, 0);
+    
+    return;
+}
+
+/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
+
+uint8_t sx125x_read(uint8_t channel, uint8_t addr) {
+    int reg_add, reg_dat, reg_cs, reg_rb;
+    int32_t read_value;
+    
+    /* checking input parameters */
+    if (channel >= LGW_RF_CHAIN_NB) {
+        DEBUG_MSG("ERROR: INVALID RF_CHAIN\n");
+        return 0;
+    }
+    if (addr >= 0x7F) {
+        DEBUG_MSG("ERROR: ADDRESS OUT OF RANGE\n");
+        return 0;
+    }
+    
+    /* selecting the target radio */
+    switch (channel) {
+        case 0:
+            reg_add = LGW_SPI_RADIO_A__ADDR;
+            reg_dat = LGW_SPI_RADIO_A__DATA;
+            reg_cs  = LGW_SPI_RADIO_A__CS;
+            reg_rb  = LGW_SPI_RADIO_A__DATA_READBACK;
+            break;
+            
+        case 1:
+            reg_add = LGW_SPI_RADIO_B__ADDR;
+            reg_dat = LGW_SPI_RADIO_B__DATA;
+            reg_cs  = LGW_SPI_RADIO_B__CS;
+            reg_rb  = LGW_SPI_RADIO_B__DATA_READBACK;
+            break;
+            
+        default:
+            DEBUG_PRINTF("ERROR: UNEXPECTED VALUE %d IN SWITCH STATEMENT\n", channel);
+            return 0;
+    }
+    
+    /* SPI master data read procedure */
+    lgw_reg_w(reg_add, addr); /* MSB at 0 for read operation */
+    lgw_reg_w(reg_dat, 0);
+    lgw_reg_w(reg_cs, 1);
+    lgw_reg_w(reg_cs, 0);
+    lgw_reg_r(reg_rb, &read_value);
+    
+    return (uint8_t)read_value;
+}
+
+/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
+
+void setup_sx1257(uint8_t rf_chain, uint32_t freq_hz) {
+    uint32_t part_int;
+    uint32_t part_frac;
+    int i = 0;
+    
+    if (rf_chain >= LGW_RF_CHAIN_NB) {
+        DEBUG_MSG("ERROR: INVALID RF_CHAIN\n");
+        return;
+    }
+    
+    /* misc */
+    sx125x_write(rf_chain, 0x10, SX1257_TX_DAC_CLK_SEL + SX1257_CLK_OUT*2);
+    
+    /* Tx gain and trim */
+    sx125x_write(rf_chain, 0x08, SX1257_TX_MIX_GAIN + SX1257_TX_DAC_GAIN*16);
+    sx125x_write(rf_chain, 0x0A, SX1257_TX_ANA_BW + SX1257_TX_PLL_BW*32);
+    sx125x_write(rf_chain, 0x0B, SX1257_TX_DAC_BW);
+    
+    /* Rx gain and trim */
+    sx125x_write(rf_chain, 0x0C, 0 + SX1257_RX_BB_GAIN*2 + SX1257_RX_LNA_GAIN*32);
+    sx125x_write(rf_chain, 0x0D, SX1257_RXBB_BW + SX1257_RX_ADC_TRIM*4 + SX1257_RX_ADC_BW*32);
+    
+    /* set RX PLL frequency */
+    part_int = freq_hz / LGW_SW1257_DENUM; /* integer part, gives the MSB and the middle byte */
+    part_frac = ((freq_hz % LGW_SW1257_DENUM) << 8) / LGW_SW1257_DENUM; /* fractional part, gives LSB */
+    sx125x_write(rf_chain, 0x01,0xFF & (part_int >> 8)); /* Most Significant Byte */
+    sx125x_write(rf_chain, 0x02,0xFF & part_int); /* middle byte */
+    sx125x_write(rf_chain, 0x03,0xFF & part_frac); /* Least Significant Byte */
+    
+    /* start and PLL lock */
+    do {
+        sx125x_write(rf_chain, 0x00, 1); /* enable Xtal oscillator */
+        sx125x_write(rf_chain, 0x00, 3); /* Enable RX (PLL+FE) */
+        ++i;
+        DEBUG_PRINTF("Note: SX1257 #%d PLL start (attempt %d)\n", rf_chain, i);
+        wait_ms(1);
+    } while(sx125x_read(rf_chain, 0x11) & 0x02 == 0);
+    
+    return;
+}
+
+/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
+
+void lgw_constant_adjust(void) {
+    
+    /* I/Q path setup */
+    // lgw_reg_w(LGW_RX_INVERT_IQ,0); /* default 0 */
+    // lgw_reg_w(LGW_MODEM_INVERT_IQ,1); /* default 1 */
+    // lgw_reg_w(LGW_CHIRP_INVERT_RX,1); /* default 1 */
+    // lgw_reg_w(LGW_RX_EDGE_SELECT,0); /* default 0 */
+    // lgw_reg_w(LGW_MBWSSF_MODEM_INVERT_IQ,0); /* default 0 */
+    lgw_reg_w(LGW_DC_NOTCH_EN,1); /* default 0 */
+    // lgw_reg_w(LGW_RSSI_BB_FILTER_ALPHA,7); /* default 7 */
+    lgw_reg_w(LGW_RSSI_DEC_FILTER_ALPHA,7); /* default 5 */
+    lgw_reg_w(LGW_RSSI_CHANN_FILTER_ALPHA,7); /* default 8 */
+    // lgw_reg_w(LGW_RSSI_BB_DEFAULT_VALUE,32); /* default 32 */
+    lgw_reg_w(LGW_RSSI_CHANN_DEFAULT_VALUE,90); /* default 100 */
+    lgw_reg_w(LGW_RSSI_DEC_DEFAULT_VALUE,90); /* default 100 */
+    
+    /* Correlator setup */
+    // lgw_reg_w(LGW_CORR_DETECT_EN,126); /* default 126 */
+    // lgw_reg_w(LGW_CORR_NUM_SAME_PEAK,4); /* default 4 */
+    // lgw_reg_w(LGW_CORR_MAC_GAIN,5); /* default 5 */
+    // lgw_reg_w(LGW_CORR_SAME_PEAKS_OPTION_SF6,0); /* default 0 */
+    // lgw_reg_w(LGW_CORR_SAME_PEAKS_OPTION_SF7,1); /* default 1 */
+    // lgw_reg_w(LGW_CORR_SAME_PEAKS_OPTION_SF8,1); /* default 1 */
+    // lgw_reg_w(LGW_CORR_SAME_PEAKS_OPTION_SF9,1); /* default 1 */
+    // lgw_reg_w(LGW_CORR_SAME_PEAKS_OPTION_SF10,1); /* default 1 */
+    // lgw_reg_w(LGW_CORR_SAME_PEAKS_OPTION_SF11,1); /* default 1 */
+    // lgw_reg_w(LGW_CORR_SAME_PEAKS_OPTION_SF12,1); /* default 1 */
+    // lgw_reg_w(LGW_CORR_SIG_NOISE_RATIO_SF6,4); /* default 4 */
+    // lgw_reg_w(LGW_CORR_SIG_NOISE_RATIO_SF7,4); /* default 4 */
+    // lgw_reg_w(LGW_CORR_SIG_NOISE_RATIO_SF8,4); /* default 4 */
+    // lgw_reg_w(LGW_CORR_SIG_NOISE_RATIO_SF9,4); /* default 4 */
+    // lgw_reg_w(LGW_CORR_SIG_NOISE_RATIO_SF10,4); /* default 4 */
+    // lgw_reg_w(LGW_CORR_SIG_NOISE_RATIO_SF11,4); /* default 4 */
+    // lgw_reg_w(LGW_CORR_SIG_NOISE_RATIO_SF12,4); /* default 4 */
+    
+    /* Lora 'multi' modems setup */
+    lgw_reg_w(LGW_PREAMBLE_SYMB1_NB,4); /* default 10 */
+    // lgw_reg_w(LGW_FREQ_TO_TIME_DRIFT,9); /* default 9 */
+    // lgw_reg_w(LGW_FREQ_TO_TIME_INVERT,29); /* default 29 */
+    // lgw_reg_w(LGW_FRAME_SYNCH_GAIN,1); /* default 1 */
+    // lgw_reg_w(LGW_SYNCH_DETECT_TH,1); /* default 1 */
+    // lgw_reg_w(LGW_ZERO_PAD,0); /* default 0 */
+    lgw_reg_w(LGW_SNR_AVG_CST,3); /* default 2 */
+    // lgw_reg_w(LGW_PPM_OFFSET,0); /* default 0 */
+    // lgw_reg_w(LGW_FRAME_SYNCH_PEAK1_POS,1); /* default 1 */
+    // lgw_reg_w(LGW_FRAME_SYNCH_PEAK2_POS,2); /* default 2 */
+    // lgw_reg_w(LGW_PREAMBLE_FINE_TIMING_GAIN,1); /* default 1 */
+    // lgw_reg_w(LGW_ONLY_CRC_EN,1); /* default 1 */
+    // lgw_reg_w(LGW_PAYLOAD_FINE_TIMING_GAIN,2); /* default 2 */
+    // lgw_reg_w(LGW_TRACKING_INTEGRAL,0); /* default 0 */
+    // lgw_reg_w(LGW_ADJUST_MODEM_START_OFFSET_RDX8,0); /* default 0 */
+    // lgw_reg_w(LGW_ADJUST_MODEM_START_OFFSET_RDX4,0); /* default 0 */
+    // lgw_reg_w(LGW_ADJUST_MODEM_START_OFFSET_SF12_RDX4,4092); /* default 4092 */
+    // lgw_reg_w(LGW_MAX_PAYLOAD_LEN,255); /* default 255 */
+    
+    /* MBWSSF Modem */
+    // lgw_reg_w(LGW_MBWSSF_MODEM_ENABLE,1); /* default 0 */
+    // lgw_reg_w(LGW_MBWSSF_PREAMBLE_SYMB1_NB,10); /* default 10 */
+    // lgw_reg_w(LGW_MBWSSF_FREQ_TO_TIME_DRIFT,36); /* default 36 */
+    // lgw_reg_w(LGW_MBWSSF_FREQ_TO_TIME_INVERT,29); /* default 29 */
+    // lgw_reg_w(LGW_MBWSSF_FRAME_SYNCH_GAIN,1); /* default 1 */
+    // lgw_reg_w(LGW_MBWSSF_SYNCH_DETECT_TH,1); /* default 1 */
+    // lgw_reg_w(LGW_MBWSSF_ZERO_PAD,0); /* default 0 */
+    // lgw_reg_w(LGW_MBWSSF_PPM_OFFSET,0); /* default 0 */
+    // lgw_reg_w(LGW_MBWSSF_FRAME_SYNCH_PEAK1_POS,1); /* default 1 */
+    // lgw_reg_w(LGW_MBWSSF_FRAME_SYNCH_PEAK2_POS,2); /* default 2 */
+    // lgw_reg_w(LGW_MBWSSF_ONLY_CRC_EN,1); /* default 1 */
+    // lgw_reg_w(LGW_MBWSSF_PAYLOAD_FINE_TIMING_GAIN,2); /* default 2 */
+    // lgw_reg_w(LGW_MBWSSF_PREAMBLE_FINE_TIMING_GAIN,1); /* default 1 */
+    // lgw_reg_w(LGW_MBWSSF_TRACKING_INTEGRAL,0); /* default 0 */
+    // lgw_reg_w(LGW_MBWSSF_AGC_FREEZE_ON_DETECT,1); /* default 1 */
+    
+    /* TX */
+    // lgw_reg_w(LGW_TX_MODE,0); /* default 0 */
+    lgw_reg_w(LGW_TX_START_DELAY,5000); /* default 0 */
+    
+    return;
+}
+
+/* -------------------------------------------------------------------------- */
+/* --- PUBLIC FUNCTIONS DEFINITION ------------------------------------------ */
+
+int lgw_rxrf_setconf(uint8_t rf_chain, struct lgw_conf_rxrf_s conf) {
+    
+    /* check if the gateway is running */
+    if (lgw_is_started == true) {
+        DEBUG_MSG("ERROR: GATEWAY IS RUNNING, STOP IT BEFORE TOUCHING CONFIGURATION\n");
+        return LGW_HAL_ERROR;
+    }
+    
+    /* check input parameters */
+    if (rf_chain > LGW_RF_CHAIN_NB) {
+        DEBUG_MSG("ERROR: NOT A VALID RF_CHAIN NUMBER\n");
+        return LGW_HAL_ERROR;
+    }
+    if (conf.freq_hz > rf_rx_upfreq[rf_chain]) {
+        DEBUG_MSG("ERROR: FREQUENCY TOO HIGH FOR THAT RF_CHAIN\n");
+        return LGW_HAL_ERROR;
+    } else if (conf.freq_hz < rf_rx_lowfreq[rf_chain]) {
+        DEBUG_MSG("ERROR: FREQUENCY TOO LOW FOR THAT RF_CHAIN\n");
+        return LGW_HAL_ERROR;
+    }
+    
+    /* set internal config according to parameters */
+    rf_enable[rf_chain] = conf.enable;
+    rf_rx_freq[rf_chain] = conf.freq_hz;
+    
+    return LGW_HAL_SUCCESS;
+}
+
+/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
+
+int lgw_rxif_setconf(uint8_t if_chain, struct lgw_conf_rxif_s conf) {
+    int i, j; /* tmp variables, to shorten long 'if' lines */
+    
+    /* check if the gateway is running */
+    if (lgw_is_started == true) {
+        DEBUG_MSG("ERROR: GATEWAY IS RUNNING, STOP IT BEFORE TOUCHING CONFIGURATION\n");
+        return LGW_HAL_ERROR;
+    }
+    
+    /* if chain is disabled, don't care about most parameters */
+    if (conf.enable == false) {
+        if_enable[if_chain] = false;
+        if_freq[if_chain] = 0;
+        DEBUG_PRINTF("Note: if_chain %d disabled\n", if_chain);
+        return LGW_HAL_SUCCESS;
+    }
+    
+    /* check 'general' parameters */
+    /* ? add checks to stay in band (ie. radio_freq+if+BW/2 < fmax) ? */
+    if (if_chain > LGW_IF_CHAIN_NB) {
+        DEBUG_PRINTF("ERROR: %d NOT A VALID IF_CHAIN NUMBER\n", if_chain);
+        return LGW_HAL_ERROR;
+    }
+    if (ifmod_config[if_chain] == IF_UNDEFINED) {
+        DEBUG_PRINTF("ERROR: IF CHAIN %d NOT CONFIGURABLE\n", if_chain);
+    }
+    if (conf.freq_hz > LGW_RF_BANDWIDTH/2) {
+        DEBUG_PRINTF("ERROR: IF FREQUENCY %d TOO HIGH\n", conf.freq_hz);
+        return LGW_HAL_ERROR;
+    } else if (conf.freq_hz < -LGW_RF_BANDWIDTH/2) {
+        DEBUG_PRINTF("ERROR: IF FREQUENCY %d TOO LOW\n", conf.freq_hz);
+        return LGW_HAL_ERROR;
+    }
+    
+    /* check parameters according to the type of IF chain + modem, 
+    fill default if necessary, and commit configuration if everything is OK */
+    switch (ifmod_config[if_chain]) {
+        case IF_LORA_STD:
+            if (conf.rf_chain != 0) {
+                DEBUG_MSG("ERROR: LORA_STD IF CHAIN CAN ONLY BE ASSOCIATED TO RF_CHAIN 0\n");
+                return LGW_HAL_ERROR;
+            }
+            /* fill default parameters if needed */
+            i = (conf.bandwidth == 0) ? BW_250KHZ : conf.bandwidth;
+            j = (conf.datarate == 0) ? DR_LORA_SF9 : conf.datarate;
+            /* check BW & DR */
+            if ((i != BW_125KHZ) && (i != BW_250KHZ) && (i != BW_500KHZ)) {
+                DEBUG_MSG("ERROR: BANDWIDTH NOT SUPPORTED BY LORA_STD IF CHAIN\n");
+                return LGW_HAL_ERROR;
+            }
+            if ((j!=DR_LORA_SF7)&&(j!=DR_LORA_SF8)&&(j!=DR_LORA_SF9)&&(j!=DR_LORA_SF10)&&(j!=DR_LORA_SF11)&&(j!=DR_LORA_SF12)) {
+                DEBUG_MSG("ERROR: DATARATE NOT SUPPORTED BY LORA_STD IF CHAIN\n");
+                return LGW_HAL_ERROR;
+            }
+            /* set internal configuration  */
+            if_enable[if_chain] = conf.enable;
+            if_freq[if_chain] = conf.freq_hz;
+            lora_rx_bw = i;
+            lora_rx_sf = j;
+            DEBUG_PRINTF("Note: Lora 'std' if_chain %d configured; en:%d freq:%d bw:%d dr:%d\n", if_chain, if_enable[if_chain], if_freq[if_chain], lora_rx_bw, lora_rx_sf);
+            break;
+        
+        case IF_LORA_MULTI:
+            if (conf.rf_chain >= LGW_RF_CHAIN_NB) {
+                DEBUG_MSG("ERROR: INVALID RF_CHAIN TO ASSOCIATE WITH A LORA_STD IF CHAIN\n");
+                return LGW_HAL_ERROR;
+            }
+            /* fill default parameters if needed */
+            i = (conf.bandwidth == 0) ? BW_125KHZ : conf.bandwidth;
+            j = (conf.datarate == 0) ? DR_LORA_MULTI : conf.datarate;
+            /* check BW & DR */
+            if (i != BW_125KHZ) {
+                DEBUG_MSG("ERROR: BANDWIDTH NOT SUPPORTED BY LORA_MULTI IF CHAIN\n");
+                return LGW_HAL_ERROR;
+            }
+            if ((j & DR_LORA_MULTI) == 0) { /* supports any combination of SF between 7 and 12 */
+                DEBUG_MSG("ERROR: DATARATE(S) NOT SUPPORTED BY LORA_MULTI IF CHAIN\n");
+                return LGW_HAL_ERROR;
+            }
+            /* set internal configuration  */
+            if_enable[if_chain] = conf.enable;
+            switch (conf.rf_chain) {
+                case 0: if_rf_switch &= ~((uint8_t)1 << if_chain); break; /* force a 0 at the if_chain-th position */
+                case 1: if_rf_switch |= ((uint8_t)1 << if_chain); break; /* force a 1 at the if_chain-th position */
+                default: DEBUG_MSG("ERROR: IMPROPRER IF_CHAIN/RF_CHAIN ASSOCIATION\n");
+            }
+            if_freq[if_chain] = conf.freq_hz;
+            lora_multi_sfmask[if_chain] = (uint8_t)j;
+            DEBUG_PRINTF("Note: Lora 'multi' if_chain %d configured; en:%d freq:%d SF_mask:0x%02x\n", if_chain, if_enable[if_chain], if_freq[if_chain], lora_multi_sfmask[if_chain]);
+            DEBUG_PRINTF("Note: rf/if switch state 0x%02x\n", if_rf_switch);
+            break;
+        
+        // case IF_FSK_STD:
+            // TODO
+        
+        default:
+            DEBUG_PRINTF("ERROR: IF CHAIN %d TYPE NOT SUPPORTED\n", if_chain);
+            return LGW_HAL_ERROR;
+    }
+    
+    return LGW_HAL_SUCCESS;
+}
+
+/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
+
+int lgw_start(void) {
+    int reg_stat;
+    int32_t read_value;
+    int i, j;
+    
+    if (lgw_is_started == true) {
+        DEBUG_MSG("Note: Lora Gateway already started, restarting it now\n");
+    }
+    
+    reg_stat = lgw_connect();
+    if (reg_stat == LGW_REG_ERROR) {
+        DEBUG_MSG("ERROR: FAIL TO CONNECT BOARD\n");
+        return LGW_HAL_ERROR;
+    }
+    
+    /* reset the registers (also shuts the radios down) */
+    lgw_soft_reset();
+    
+    /* Ungate clock (gated by default), needed for SPI master to SX1257 */
+    lgw_reg_w(LGW_CLK32M_EN, 1);
+    lgw_reg_w(LGW_CLKHS_EN, 1);
+    
+    /* switch on and reset the radios (also starts the 32 MHz XTAL) */
+    lgw_reg_w(LGW_RADIO_A_EN,1); /* radio A *must* be started to get 32 MHz clk */
+    lgw_reg_w(LGW_RADIO_B_EN,1); /* radio B *must* be started because ?????? */
+    wait_ms(500);
+    lgw_reg_w(LGW_RADIO_RST,1);
+    wait_ms(5);
+    lgw_reg_w(LGW_RADIO_RST,0);
+    
+    /* setup the radios */
+    if (rf_enable[0] == 1) {
+        setup_sx1257(0, rf_rx_freq[0]);
+    }
+    if (rf_enable[1] == 1) {
+        setup_sx1257(1, rf_rx_freq[1]);
+    }
+    
+    /* gives the AGC MCU control over radio, RF front-end and filter gain */
+    lgw_reg_w(LGW_FORCE_HOST_RADIO_CTRL,0);
+    lgw_reg_w(LGW_FORCE_HOST_FE_CTRL,0);
+    lgw_reg_w(LGW_FORCE_DEC_FILTER_GAIN,0);
+    
+    // /* TODO load the calibration firmware and wait for calibration to end */
+    // load_firmware(MCU_AGC, cal_firmware, ARRAY_SIZE(cal_firmware));
+    // lgw_reg_w(LGW_MCU_RST, 0); /* start the AGC MCU */
+    // lgw_reg_w(LGW_FORCE_HOST_REG_CTRL,0); /* let the AGC MCU control the registers */
+    // do {
+        // lgw_reg_r(LGW_VERSION, &read_value);
+    // } while (read_value == 0);
+    // lgw_reg_w(LGW_MCU_RST, 3); /* reset all MCU */
+    
+    /* in the absence of calibration firmware, do a "manual" calibration */
+    lgw_reg_w(LGW_TX_OFFSET_I,10);
+    lgw_reg_w(LGW_TX_OFFSET_Q,5);
+    lgw_reg_w(LGW_IQ_MISMATCH_A_AMP_COEFF,63);
+    lgw_reg_w(LGW_IQ_MISMATCH_A_PHI_COEFF,9);
+    lgw_reg_w(LGW_IQ_MISMATCH_B_AMP_COEFF,0);
+    lgw_reg_w(LGW_IQ_MISMATCH_B_PHI_COEFF,0);
+    
+    /* load adjusted parameters */
+    lgw_constant_adjust();
+    // lgw_reg_w(LGW_PPM_OFFSET,0); /* default 0 */
+    
+    /* configure Lora 'multi' (aka. Lora 'sensor' channels */
+    lgw_reg_w(LGW_RADIO_SELECT, if_rf_switch); /* IF mapping to radio A/B (per bit, 0=A, 1=B) */
+    
+    lgw_reg_w(LGW_IF_FREQ_0, IF_HZ_TO_REG(if_freq[0])); /* default -384 */
+    lgw_reg_w(LGW_IF_FREQ_1, IF_HZ_TO_REG(if_freq[1])); /* default -128 */
+    lgw_reg_w(LGW_IF_FREQ_2, IF_HZ_TO_REG(if_freq[2])); /* default 128 */
+    lgw_reg_w(LGW_IF_FREQ_3, IF_HZ_TO_REG(if_freq[3])); /* default 384 */
+    
+    lgw_reg_w(LGW_CORR0_DETECT_EN, (if_enable[0] == true) ? lora_multi_sfmask[0] : 0); /* default 0 */
+    lgw_reg_w(LGW_CORR1_DETECT_EN, (if_enable[1] == true) ? lora_multi_sfmask[1] : 0); /* default 0 */
+    lgw_reg_w(LGW_CORR2_DETECT_EN, (if_enable[2] == true) ? lora_multi_sfmask[2] : 0); /* default 0 */
+    lgw_reg_w(LGW_CORR3_DETECT_EN, (if_enable[3] == true) ? lora_multi_sfmask[3] : 0); /* default 0 */
+    
+    lgw_reg_w(LGW_PPM_OFFSET, 0x00); /* if the threshold is 16ms, use 0x60 to enable ppm_offset for SF12 and SF11 */
+    
+    lgw_reg_w(LGW_CONCENTRATOR_MODEM_ENABLE,1); /* default 0 */
+    
+    /* configure Lora 'stand-alone' modem */
+    lgw_reg_w(LGW_IF_FREQ_8, IF_HZ_TO_REG(if_freq[8])); /* MBWSSF modem (default 0) */
+    if (if_enable[8] == true) {
+        switch(lora_rx_bw) {
+            case BW_125KHZ: lgw_reg_w(LGW_MBWSSF_MODEM_BW,0); break;
+            case BW_250KHZ: lgw_reg_w(LGW_MBWSSF_MODEM_BW,1); break;
+            case BW_500KHZ: lgw_reg_w(LGW_MBWSSF_MODEM_BW,2); break;
+            default: DEBUG_PRINTF("ERROR: UNEXPECTED VALUE %d IN SWITCH STATEMENT\n", lora_rx_bw);
+        }
+        switch(lora_rx_sf) {
+            case DR_LORA_SF7: lgw_reg_w(LGW_MBWSSF_RATE_SF,7); break;
+            case DR_LORA_SF8: lgw_reg_w(LGW_MBWSSF_RATE_SF,8); break;
+            case DR_LORA_SF9: lgw_reg_w(LGW_MBWSSF_RATE_SF,9); break;
+            case DR_LORA_SF10: lgw_reg_w(LGW_MBWSSF_RATE_SF,10); break;
+            case DR_LORA_SF11: lgw_reg_w(LGW_MBWSSF_RATE_SF,11); break;
+            case DR_LORA_SF12: lgw_reg_w(LGW_MBWSSF_RATE_SF,12); break;
+            default: DEBUG_PRINTF("ERROR: UNEXPECTED VALUE %d IN SWITCH STATEMENT\n", lora_rx_sf);
+        }
+        lgw_reg_w(LGW_MBWSSF_PPM_OFFSET,0); /* default 0 */
+        lgw_reg_w(LGW_MBWSSF_MODEM_ENABLE, 1); /* default 0 */
+    } else {
+        lgw_reg_w(LGW_MBWSSF_MODEM_ENABLE, 0);
+    }
+    
+    /* configure FSK modem */
+    //lgw_reg_w(LGW_IF_FREQ_9, IF_HZ_TO_REG(if_freq[9])); /* FSK modem  (default 0) */
+
+    /* Load firmware */
+    load_firmware(MCU_ARB, arb_firmware, MCU_ARB_FW_BYTE);
+    load_firmware(MCU_AGC, agc_firmware, MCU_AGC_FW_BYTE);
+    
+    /* Get MCUs out of reset */
+    lgw_reg_w(LGW_MCU_RST_0, 0);
+    lgw_reg_w(LGW_MCU_RST_1, 0);
+    
+    /* Show that nanoC is configured (LED 602 green, blue at reset)*/
+    lgw_reg_w(LGW_LED_REG, 5);
+    
+    lgw_is_started = true;
+    return LGW_HAL_SUCCESS;
+}
+
+/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
+
+int lgw_stop(void) {
+    lgw_soft_reset();
+    lgw_disconnect();
+    
+    lgw_is_started = false;
+    return LGW_HAL_SUCCESS;
+}
+
+/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
+
+int lgw_receive(uint8_t max_pkt, struct lgw_pkt_rx_s *pkt_data) {
+    int nb_pkt_fetch; /* loop variable and return value */
+    struct lgw_pkt_rx_s *p; /* pointer to the current structure in the struct array */
+    uint8_t buff[255+RX_METADATA_NB]; /* buffer to store the result of SPI read bursts */
+    uint16_t data_addr; /* address read from the FIFO and programmed before the data buffer read operation */
+    int s; /* size of the payload, uses to address metadata */
+    int ifmod; /* type of if_chain/modem a packet was received by */
+    int stat_fifo; /* the packet status as indicated in the FIFO */
+    int j;
+    
+    /* check if the gateway is running */
+    if (lgw_is_started == false) {
+        DEBUG_MSG("ERROR: GATEWAY IS NOT RUNNING, START IT BEFORE RECEIVING\n");
+        return LGW_HAL_ERROR;
+    }
+    
+    /* check input variables */
+    if (max_pkt <= 0) {
+        DEBUG_PRINTF("ERROR: %d = INVALID MAX NUMBER OF PACKETS TO FETCH\n", max_pkt);
+        return LGW_HAL_ERROR;
+    }
+    CHECK_NULL(pkt_data);
+    
+    /* iterate max_pkt times at most */
+    for (nb_pkt_fetch = 0; nb_pkt_fetch < max_pkt; ++nb_pkt_fetch) {
+        
+        /* point to the proper struct in the struct array */
+        p = &pkt_data[nb_pkt_fetch];
+        
+        /* fetch all the RX FIFO data */
+        lgw_reg_rb(LGW_RX_PACKET_DATA_FIFO_NUM_STORED, buff, 5);
+        
+        /* how many packets are in the RX buffer ? Break if zero */
+        if (buff[0] == 0) {
+            DEBUG_MSG("Note: RX packet buffer empty, receive function returning nothing\n");
+            break; /* no more packets to fetch, exit out of FOR loop */
+        }
+        
+        DEBUG_PRINTF("FIFO content: %x %x %x %x %x\n",buff[0],buff[1],buff[2],buff[3],buff[4]);
+        
+        p->size = buff[4];
+        s = p->size;
+        stat_fifo = buff[3]; /* will be used later, need to save it before overwriting buff */
+        
+        /* STILL required */
+        data_addr = (uint16_t)buff[1] + ((uint16_t)buff[2] << 8);
+        lgw_reg_w(LGW_RX_DATA_BUF_ADDR, data_addr);
+        
+        /* dynamically allocate memory to store payload */
+        p->payload = (uint8_t *)malloc(s);
+        if (p->payload == NULL) {
+            /* not enough memory to allocate for payload, abort with error */
+            DEBUG_MSG("ERROR: IMPOSSIBLE TO ALLOCATE MEMORY TO FETCH PAYLOAD\n");
+            return LGW_HAL_ERROR;
+        }
+        
+        /* get payload + metadata */
+        lgw_reg_rb(LGW_RX_DATA_BUF_DATA, buff, s+RX_METADATA_NB);
+        
+        /* copy payload */
+        for (j = 0; j < s; ++j) {
+            p->payload[j] = buff[j];
+        }
+        
+        /* process metadata */
+        p->if_chain = buff[s+0];
+        ifmod = ifmod_config[p->if_chain];
+        DEBUG_PRINTF("[%d %d]\n", p->if_chain, ifmod);
+        
+        if ((ifmod == IF_LORA_MULTI) || (ifmod == IF_LORA_STD)) {
+            DEBUG_MSG("Note: Lora packet\n");
+            if ((buff[s+1] & 0x01) == 1) { /* CRC enabled */
+                if (stat_fifo == 1) {
+                    p->status = STAT_CRC_OK;
+                } else if (stat_fifo == 3){
+                    p->status = STAT_CRC_BAD;
+                } else {
+                    p->status = STAT_UNDEFINED;
+                }
+            } else {
+                p->status = STAT_NO_CRC;
+            }
+            p->modulation = MOD_LORA;
+            p->snr = ((double)((int8_t)buff[s+2]))/4;
+            p->snr_min = ((double)((int8_t)buff[s+3]))/4;
+            p->snr_max = ((double)((int8_t)buff[s+4]))/4;
+            if (ifmod == IF_LORA_MULTI) {
+                p->rssi = RSSI_OFFSET_LORA_MULTI + (double)buff[s+5]; //TODO: check formula
+                p->bandwidth = BW_125KHZ; /* fixed in hardware */
+            } else {
+                p->rssi = RSSI_OFFSET_LORA_STD + (double)buff[s+5]; //TODO: check formula, might depend on bandwidth
+                p->bandwidth = BW_UNDEFINED; // TODO: get parameter from config
+            }
+            switch ((buff[s+1] >> 4) & 0x0F) {
+                case 7: p->datarate = DR_LORA_SF7; break;
+                case 8: p->datarate = DR_LORA_SF8; break;
+                case 9: p->datarate = DR_LORA_SF9; break;
+                case 10: p->datarate = DR_LORA_SF10; break;
+                case 11: p->datarate = DR_LORA_SF11; break;
+                case 12: p->datarate = DR_LORA_SF12; break;
+                default: p->datarate = DR_UNDEFINED;
+            }
+            switch ((buff[s+1] >> 1) & 0x07) {
+                case 1: p->coderate = CR_LORA_4_5; break;
+                case 2: p->coderate = CR_LORA_4_6; break;
+                case 3: p->coderate = CR_LORA_4_7; break;
+                case 4: p->coderate = CR_LORA_4_8; break;
+                default: p->coderate = CR_UNDEFINED;
+            }
+        } else if (ifmod == IF_FSK_STD) {
+            DEBUG_MSG("Note: FSK packet\n");
+            p->status = STAT_UNDEFINED; // TODO
+            p->modulation = MOD_FSK;
+            p->rssi = NAN; // TODO
+            p->snr = NAN;
+            p->snr_min = NAN;
+            p->snr_max = NAN;
+            p->bandwidth = BW_UNDEFINED; // TODO
+            p->datarate = DR_UNDEFINED; // TODO
+            p->coderate = CR_UNDEFINED; // TODO
+        } else {
+            DEBUG_MSG("ERROR: UNEXPECTED PACKET ORIGIN\n");
+            p->status = STAT_UNDEFINED;
+            p->modulation = MOD_UNDEFINED;
+            p->rssi = NAN;
+            p->snr = NAN;
+            p->snr_min = NAN;
+            p->snr_max = NAN;
+            p->bandwidth = BW_UNDEFINED;
+            p->datarate = DR_UNDEFINED;
+            p->coderate = CR_UNDEFINED;
+        }
+        
+        p->count_us = (uint32_t)buff[s+6] + ((uint32_t)buff[s+7] << 8) + ((uint32_t)buff[s+8] << 16) + ((uint32_t)buff[s+9] << 24);
+        p->crc = (uint16_t)buff[s+10] + ((uint16_t)buff[s+11] << 8);
+        
+        /* advance packet FIFO */
+        lgw_reg_w(LGW_RX_PACKET_DATA_FIFO_NUM_STORED, 0);
+    }
+    
+    return nb_pkt_fetch;
+}
+
+/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
+
+int lgw_send(struct lgw_pkt_tx_s pkt_data) {
+    uint8_t buff[255+TX_METADATA_NB]; /* buffer to prepare the packet to send + metadata before SPI write burst */
+    uint32_t part_int; /* integer part for PLL register value calculation */
+    uint32_t part_frac; /* fractional part for PLL register value calculation */
+    int i;
+    
+    /* check if the gateway is running */
+    if (lgw_is_started == false) {
+        DEBUG_MSG("ERROR: GATEWAY IS NOT RUNNING, START IT BEFORE SENDING\n");
+        return LGW_HAL_ERROR;
+    }
+    
+    /* check input variables */
+    CHECK_NULL(pkt_data.payload);
+    if (pkt_data.rf_chain >= LGW_RF_CHAIN_NB) {
+        DEBUG_MSG("ERROR: INVALID RF_CHAIN TO SEND PACKETS\n");
+        return LGW_HAL_ERROR;
+    }
+    if (rf_enable[pkt_data.rf_chain] == false) {
+        DEBUG_MSG("ERROR: SELECTED RF_CHAIN IS DISABLED\n");
+        return LGW_HAL_ERROR;
+    }
+    if (pkt_data.freq_hz > rf_tx_upfreq[pkt_data.rf_chain]) {
+        DEBUG_PRINTF("ERROR: FREQUENCY %d HIGHER THAN UPPER LIMIT %d OF RF_CHAIN %d\n", pkt_data.freq_hz, rf_tx_upfreq[pkt_data.rf_chain], pkt_data.rf_chain);
+        return LGW_HAL_ERROR;
+    } else if (pkt_data.freq_hz < rf_tx_lowfreq[pkt_data.rf_chain]) {
+        DEBUG_PRINTF("ERROR: FREQUENCY %d LOWER THAN LOWER LIMIT %d OF RF_CHAIN %d\n", pkt_data.freq_hz, rf_tx_lowfreq[pkt_data.rf_chain], pkt_data.rf_chain);
+        return LGW_HAL_ERROR;
+    }
+    i = pkt_data.tx_mode;
+    if ((i != IMMEDIATE) && (i != TIMESTAMPED) && (i != ON_GPS)) {
+        DEBUG_MSG("ERROR: TX_MODE NOT SUPPORTED\n");
+        return LGW_HAL_ERROR;
+    }
+    if (pkt_data.modulation == MOD_LORA) {
+        i = pkt_data.bandwidth;
+        if ((i != BW_125KHZ) && (i != BW_250KHZ) && (i != BW_500KHZ)) {
+            DEBUG_MSG("ERROR: BANDWIDTH NOT SUPPORTED BY LORA TX\n");
+            return LGW_HAL_ERROR;
+        }
+        i = pkt_data.datarate;
+        if ((i!=DR_LORA_SF7)&&(i!=DR_LORA_SF8)&&(i!=DR_LORA_SF9)&&(i!=DR_LORA_SF10)&&(i!=DR_LORA_SF11)&&(i!=DR_LORA_SF12)) {
+            DEBUG_MSG("ERROR: DATARATE NOT SUPPORTED BY LORA TX\n");
+            return LGW_HAL_ERROR;
+        }
+        i = pkt_data.coderate;
+        if ((i != CR_LORA_4_5) && (i != CR_LORA_4_6) && (i != CR_LORA_4_7) && (i != CR_LORA_4_8)) {
+            DEBUG_MSG("ERROR: CODERATE NOT SUPPORTED BY LORA TX\n");
+            return LGW_HAL_ERROR;
+        }
+        if (pkt_data.size > 255) {
+            DEBUG_MSG("ERROR: PAYLOAD LENGTH TOO BIG FOR LORA TX\n");
+            return LGW_HAL_ERROR;
+        }
+    }else if ((pkt_data.modulation == MOD_FSK) || (pkt_data.modulation == MOD_GFSK)) {
+        DEBUG_MSG("ERROR: (G)FSK TX MODULATION NOT SUPPORTED YET\n");
+        return LGW_HAL_ERROR;
+    } else {
+        DEBUG_MSG("ERROR: INVALID TX MODULATION\n");
+        return LGW_HAL_ERROR;
+    }
+    
+    /* metadata 0 to 2, TX PLL frequency */
+    part_int = pkt_data.freq_hz / LGW_SW1257_DENUM; /* integer part, gives the MSB and the middle byte */
+    part_frac = ((pkt_data.freq_hz % LGW_SW1257_DENUM) << 8) / LGW_SW1257_DENUM; /* fractional part, gives LSB */
+    buff[0] = 0xFF & (part_int >> 8); /* Most Significant Byte */
+    buff[1] = 0xFF & part_int; /* middle byte */
+    buff[2] = 0xFF & part_frac; /* Least Significant Byte */
+    
+    /* metadata 3 to 6, timestamp trigger value */
+    buff[3] = 0xFF & (pkt_data.count_us >> 24);
+    buff[4] = 0xFF & (pkt_data.count_us >> 16);
+    buff[5] = 0xFF & (pkt_data.count_us >> 8);
+    buff[6] = 0xFF &  pkt_data.count_us;
+    
+    /* parameters depending on modulation  */
+    if (pkt_data.modulation == MOD_LORA) {
+        /* metadata 7, modulation type, radio chain selection and TX power */
+        buff[7] = (0x20 & (pkt_data.rf_chain << 5)) | (0x0F & pkt_data.rf_power); /* bit 4 is 0 -> Lora modulation */
+        /* fine control over TX power not supported yet, any value other than 8 is 14 dBm */
+        
+        buff[8] = 0; /* metadata 8, not used */
+        
+        /* metadata 9, CRC, Lora CR & SF */
+        switch (pkt_data.datarate) {
+            case DR_LORA_SF7: buff[9] |= 7; break;
+            case DR_LORA_SF8: buff[9] |= 8; break;
+            case DR_LORA_SF9: buff[9] |= 9; break;
+            case DR_LORA_SF10: buff[9] |= 10; break;
+            case DR_LORA_SF11: buff[9] |= 11; break;
+            case DR_LORA_SF12: buff[9] |= 12; break;
+            default: DEBUG_PRINTF("ERROR: UNEXPECTED VALUE %d IN SWITCH STATEMENT\n", pkt_data.datarate);
+        }
+        switch (pkt_data.coderate) {
+            case CR_LORA_4_5: buff[9] |= 1 << 4; break;
+            case CR_LORA_4_6: buff[9] |= 2 << 4; break;
+            case CR_LORA_4_7: buff[9] |= 3 << 4; break;
+            case CR_LORA_4_8: buff[9] |= 4 << 4; break;
+            default: DEBUG_PRINTF("ERROR: UNEXPECTED VALUE %d IN SWITCH STATEMENT\n", pkt_data.coderate);
+        }
+        if (pkt_data.no_crc == false) {
+            buff[9] |= 0x80; /* set 'CRC enable' bit */
+        }
+        
+        /* metadata 10, payload size */
+        buff[10] = pkt_data.size;
+        
+        /* metadata 11, implicit header & modulation bandwidth */
+        switch (pkt_data.bandwidth) {
+            case BW_125KHZ: buff[11] |= 0; break;
+            case BW_250KHZ: buff[11] |= 1; break;
+            case BW_500KHZ: buff[11] |= 2; break;
+            default: DEBUG_PRINTF("ERROR: UNEXPECTED VALUE %d IN SWITCH STATEMENT\n", pkt_data.bandwidth);
+        }
+        if (pkt_data.no_header == true) {
+            buff[11] |= 0x04; /* set 'implicit header' bit */
+        }
+        
+        /* metadata 12 & 13, Lora preamble size */
+        if (pkt_data.preamble < MIN_LORA_PREAMBLE) { /* enforce minimum preamble size */
+            pkt_data.preamble = MIN_LORA_PREAMBLE;
+            DEBUG_MSG("Note: preamble length adjusted to respect minimum Lora preamble size\n");
+        }
+        buff[12] = 0xFF & (pkt_data.preamble >> 8);
+        buff[13] = 0xFF & pkt_data.preamble;
+        
+        /* metadata 14 & 15, not used */
+        buff[14] = 0;
+        buff[15] = 0;
+        
+    } else {
+        DEBUG_MSG("ERROR: ONLY LORA TX SUPPORTED FOR NOW\n");
+        return LGW_HAL_ERROR;
+    }
+    
+    /* copy payload */
+    for (i = 0; i < pkt_data.size; ++i) {
+        buff[i+TX_METADATA_NB] = pkt_data.payload[i];
+    }
+    
+    /* put metadata + payload in the TX data buffer */
+    lgw_reg_w(LGW_TX_DATA_BUF_ADDR, 0);
+    lgw_reg_wb(LGW_TX_DATA_BUF_DATA, buff, (pkt_data.size + TX_METADATA_NB));
+    DEBUG_ARRAY(i, pkt_data.size+TX_METADATA_NB, buff);
+    
+    /* send data */
+    switch(pkt_data.tx_mode) {
+        case IMMEDIATE:
+            lgw_reg_w(LGW_TX_TRIG_IMMEDIATE, 0);
+            lgw_reg_w(LGW_TX_TRIG_IMMEDIATE, 1);
+            break;
+            
+        case TIMESTAMPED:
+            lgw_reg_w(LGW_TX_TRIG_DELAYED, 0);
+            lgw_reg_w(LGW_TX_TRIG_DELAYED, 1);
+            break;
+            
+        case ON_GPS:
+            lgw_reg_w(LGW_TX_TRIG_GPS, 0);
+            lgw_reg_w(LGW_TX_TRIG_GPS, 1);
+            break;
+            
+        default: DEBUG_PRINTF("ERROR: UNEXPECTED VALUE %d IN SWITCH STATEMENT\n", pkt_data.tx_mode);
+    }
+    
+    return LGW_HAL_SUCCESS;
+}
+
+/* --- EOF ------------------------------------------------------------------ */
diff --git a/loragw_hal/src/loragw_reg.c b/loragw_hal/src/loragw_reg.c
new file mode 100644
index 0000000..a2a3f79
--- /dev/null
+++ b/loragw_hal/src/loragw_reg.c
@@ -0,0 +1,723 @@
+/*
+ / _____)             _              | |    
+( (____  _____ ____ _| |_ _____  ____| |__  
+ \____ \| ___ |    (_   _) ___ |/ ___)  _ \
+ _____) ) ____| | | || |_| ____( (___| | | |
+(______/|_____)_|_|_| \__)_____)\____)_| |_|
+    ©2013 Semtech-Cycleo
+
+Description:
+    Functions used to handle a single Lora gateway.
+    Registers are addressed by name.
+    Multi-bytes registers are handled automatically.
+    Read-modify-write is handled automatically.
+*/
+
+
+/* -------------------------------------------------------------------------- */
+/* --- DEPENDANCIES --------------------------------------------------------- */
+
+#include <stdint.h>     /* C99 types */
+#include <stdbool.h>    /* bool type */
+#include <stdio.h>      /* printf fprintf */
+
+#include "loragw_spi.h"
+#include "loragw_reg.h"
+
+/* -------------------------------------------------------------------------- */
+/* --- PRIVATE MACROS ------------------------------------------------------- */
+
+#define ARRAY_SIZE(a) (sizeof(a) / sizeof((a)[0]))
+#ifdef DEBUG
+    #define DEBUG_MSG(str)              fprintf(stderr, str)
+    #define DEBUG_PRINTF(fmt, args...)  fprintf(stderr,"%s:%d: "fmt, __FUNCTION__, __LINE__, args)
+    #define CHECK_NULL(a)               if(a==NULL){fprintf(stderr,"%s:%d: ERROR: NULL POINTER AS ARGUMENT\n", __FUNCTION__, __LINE__);return LGW_REG_ERROR;}
+#else
+    #define DEBUG_MSG(str)
+    #define DEBUG_PRINTF(fmt, args...)
+    #define CHECK_NULL(a)               if(a==NULL){return LGW_REG_ERROR;}
+#endif
+
+/* -------------------------------------------------------------------------- */
+/* --- PRIVATE TYPES -------------------------------------------------------- */
+
+struct lgw_reg_s {
+    int8_t      page;       /*!< page containing the register (-1 for all pages) */
+    uint8_t     addr;       /*!< base address of the register (7 bit) */
+    uint8_t     offs;       /*!< position of the register LSB (between 0 to 7) */
+    bool        sign;       /*!< 1 indicates the register is signed (2 complem.) */
+    uint8_t     leng;       /*!< number of bits in the register */
+    char        name[40];   /*!< name of the register */
+    bool        rdon;       /*!< 1 indicates a read-only register */
+    int32_t     dflt;       /*!< register default value */
+};
+
+/* -------------------------------------------------------------------------- */
+/* --- PRIVATE CONSTANTS ---------------------------------------------------- */
+
+#define PAGE_ADDR       0x00    
+#define PAGE_MASK       0x03
+
+/*
+auto generated register mapping for C code : 24-Jun-2013 20:29:09
+this file contains autogenerated C struct used to access the LORA register from the Primer firmware
+this file is autogenerated from registers description
+290 registers are defined
+*/
+const struct lgw_reg_s loregs[LGW_TOTALREGS] = {
+    {-1,0,0,0,2,"PAGE_REG",0,0},
+    {-1,0,7,0,1,"SOFT_RESET",0,0},
+    {-1,1,0,0,8,"VERSION",1,100},
+    {-1,2,0,0,16,"RX_DATA_BUF_ADDR",0,0},
+    {-1,4,0,0,8,"RX_DATA_BUF_DATA",1,0},
+    {-1,5,0,0,8,"TX_DATA_BUF_ADDR",0,0},
+    {-1,6,0,0,8,"TX_DATA_BUF_DATA",0,0},
+    {-1,7,0,0,8,"CAPTURE_RAM_ADDR",0,0},
+    {-1,8,0,0,8,"CAPTURE_RAM_DATA",1,0},
+    {-1,9,0,0,8,"MCU_PROM_ADDR",0,0},
+    {-1,10,0,0,8,"MCU_PROM_DATA",0,0},
+    {-1,11,0,0,8,"RX_PACKET_DATA_FIFO_NUM_STORED",0,0},
+    {-1,12,0,0,16,"RX_PACKET_DATA_FIFO_ADDR_POINTER",1,0},
+    {-1,14,0,0,8,"RX_PACKET_DATA_FIFO_STATUS",1,0},
+    {-1,15,0,0,8,"RX_PACKET_DATA_FIFO_PAYLOAD_SIZE",1,0},
+    {-1,16,0,0,1,"MBWSSF_MODEM_ENABLE",0,0},
+    {-1,16,1,0,1,"CONCENTRATOR_MODEM_ENABLE",0,0},
+    {-1,16,2,0,1,"FSK_MODEM_ENABLE",0,0},
+    {-1,17,0,0,1,"CLK32M_EN",0,0},
+    {-1,17,1,0,1,"CLKHS_EN",0,0},
+    {-1,18,0,0,1,"START_BIST0",0,0},
+    {-1,18,1,0,1,"START_BIST1",0,0},
+    {-1,18,2,0,1,"CLEAR_BIST0",0,0},
+    {-1,18,3,0,1,"CLEAR_BIST1",0,0},
+    {-1,19,0,0,1,"BIST0_FINISHED",1,0},
+    {-1,19,1,0,1,"BIST1_FINISHED",1,0},
+    {-1,20,0,0,1,"MCU_AGC_PROG_RAM_BIST_STATUS",1,0},
+    {-1,20,1,0,1,"MCU_ARB_PROG_RAM_BIST_STATUS",1,0},
+    {-1,20,2,0,1,"CAPTURE_RAM_BIST_STATUS",1,0},
+    {-1,20,3,0,1,"CHAN_FIR_RAM0_BIST_STATUS",1,0},
+    {-1,20,4,0,1,"CHAN_FIR_RAM1_BIST_STATUS",1,0},
+    {-1,21,0,0,1,"CORR0_RAM_BIST_STATUS",1,0},
+    {-1,21,1,0,1,"CORR1_RAM_BIST_STATUS",1,0},
+    {-1,21,2,0,1,"CORR2_RAM_BIST_STATUS",1,0},
+    {-1,21,3,0,1,"CORR3_RAM_BIST_STATUS",1,0},
+    {-1,21,4,0,1,"CORR4_RAM_BIST_STATUS",1,0},
+    {-1,21,5,0,1,"CORR5_RAM_BIST_STATUS",1,0},
+    {-1,21,6,0,1,"CORR6_RAM_BIST_STATUS",1,0},
+    {-1,21,7,0,1,"CORR7_RAM_BIST_STATUS",1,0},
+    {-1,22,0,0,1,"MODEM0_RAM0_BIST_STATUS",1,0},
+    {-1,22,1,0,1,"MODEM1_RAM0_BIST_STATUS",1,0},
+    {-1,22,2,0,1,"MODEM2_RAM0_BIST_STATUS",1,0},
+    {-1,22,3,0,1,"MODEM3_RAM0_BIST_STATUS",1,0},
+    {-1,22,4,0,1,"MODEM4_RAM0_BIST_STATUS",1,0},
+    {-1,22,5,0,1,"MODEM5_RAM0_BIST_STATUS",1,0},
+    {-1,22,6,0,1,"MODEM6_RAM0_BIST_STATUS",1,0},
+    {-1,22,7,0,1,"MODEM7_RAM0_BIST_STATUS",1,0},
+    {-1,23,0,0,1,"MODEM0_RAM1_BIST_STATUS",1,0},
+    {-1,23,1,0,1,"MODEM1_RAM1_BIST_STATUS",1,0},
+    {-1,23,2,0,1,"MODEM2_RAM1_BIST_STATUS",1,0},
+    {-1,23,3,0,1,"MODEM3_RAM1_BIST_STATUS",1,0},
+    {-1,23,4,0,1,"MODEM4_RAM1_BIST_STATUS",1,0},
+    {-1,23,5,0,1,"MODEM5_RAM1_BIST_STATUS",1,0},
+    {-1,23,6,0,1,"MODEM6_RAM1_BIST_STATUS",1,0},
+    {-1,23,7,0,1,"MODEM7_RAM1_BIST_STATUS",1,0},
+    {-1,24,0,0,1,"MODEM0_RAM2_BIST_STATUS",1,0},
+    {-1,24,1,0,1,"MODEM1_RAM2_BIST_STATUS",1,0},
+    {-1,24,2,0,1,"MODEM2_RAM2_BIST_STATUS",1,0},
+    {-1,24,3,0,1,"MODEM3_RAM2_BIST_STATUS",1,0},
+    {-1,24,4,0,1,"MODEM4_RAM2_BIST_STATUS",1,0},
+    {-1,24,5,0,1,"MODEM5_RAM2_BIST_STATUS",1,0},
+    {-1,24,6,0,1,"MODEM6_RAM2_BIST_STATUS",1,0},
+    {-1,24,7,0,1,"MODEM7_RAM2_BIST_STATUS",1,0},
+    {-1,25,0,0,1,"MODEM_MBWSSF_RAM0_BIST_STATUS",1,0},
+    {-1,25,1,0,1,"MODEM_MBWSSF_RAM1_BIST_STATUS",1,0},
+    {-1,25,2,0,1,"MODEM_MBWSSF_RAM2_BIST_STATUS",1,0},
+    {-1,26,0,0,1,"MCU_AGC_DATA_RAM_BIST0_STATUS",1,0},
+    {-1,26,1,0,1,"MCU_AGC_DATA_RAM_BIST1_STATUS",1,0},
+    {-1,26,2,0,1,"MCU_ARB_DATA_RAM_BIST0_STATUS",1,0},
+    {-1,26,3,0,1,"MCU_ARB_DATA_RAM_BIST1_STATUS",1,0},
+    {-1,26,4,0,1,"TX_TOP_RAM_BIST0_STATUS",1,0},
+    {-1,26,5,0,1,"TX_TOP_RAM_BIST1_STATUS",1,0},
+    {-1,26,6,0,1,"DATA_MNGT_RAM_BIST0_STATUS",1,0},
+    {-1,26,7,0,1,"DATA_MNGT_RAM_BIST1_STATUS",1,0},
+    {-1,27,0,0,8,"GPIO_SELECT",0,0},
+    {-1,28,0,0,8,"GPIO_MUX",0,0},
+    {-1,127,0,0,1,"EMERGENCY_FORCE_HOST_CTRL",0,0},
+    {0,29,0,0,1,"RX_INVERT_IQ",0,0},
+    {0,29,1,0,1,"MODEM_INVERT_IQ",0,1},
+    {0,29,2,0,1,"MBWSSF_MODEM_INVERT_IQ",0,0},
+    {0,29,3,0,1,"RX_EDGE_SELECT",0,0},
+    {0,29,4,0,1,"MISC_RADIO_EN",0,0},
+    {0,30,0,0,4,"FILTER_GAIN",0,7},
+    {0,31,0,0,8,"RADIO_SELECT",0,240},
+    {0,32,0,1,13,"IF_FREQ_0",0,-384},
+    {0,34,0,1,13,"IF_FREQ_1",0,-128},
+    {0,36,0,1,13,"IF_FREQ_2",0,128},
+    {0,38,0,1,13,"IF_FREQ_3",0,384},
+    {0,40,0,1,13,"IF_FREQ_4",0,-384},
+    {0,42,0,1,13,"IF_FREQ_5",0,-128},
+    {0,44,0,1,13,"IF_FREQ_6",0,128},
+    {0,46,0,1,13,"IF_FREQ_7",0,384},
+    {0,48,0,1,13,"IF_FREQ_8",0,0},
+    {0,50,0,1,13,"IF_FREQ_9",0,0},
+    {0,60,0,0,1,"CHANN_OVERRIDE_AGC_GAIN",0,0},
+    {0,60,1,0,4,"CHANN_AGC_GAIN",0,7},
+    {0,61,0,0,7,"CORR0_DETECT_EN",0,0},
+    {0,62,0,0,7,"CORR1_DETECT_EN",0,0},
+    {0,63,0,0,7,"CORR2_DETECT_EN",0,0},
+    {0,64,0,0,7,"CORR3_DETECT_EN",0,0},
+    {0,65,0,0,7,"CORR4_DETECT_EN",0,0},
+    {0,66,0,0,7,"CORR5_DETECT_EN",0,0},
+    {0,67,0,0,7,"CORR6_DETECT_EN",0,0},
+    {0,68,0,0,7,"CORR7_DETECT_EN",0,0},
+    {0,69,0,0,1,"CORR_SAME_PEAKS_OPTION_SF6",0,0},
+    {0,69,1,0,1,"CORR_SAME_PEAKS_OPTION_SF7",0,1},
+    {0,69,2,0,1,"CORR_SAME_PEAKS_OPTION_SF8",0,1},
+    {0,69,3,0,1,"CORR_SAME_PEAKS_OPTION_SF9",0,1},
+    {0,69,4,0,1,"CORR_SAME_PEAKS_OPTION_SF10",0,1},
+    {0,69,5,0,1,"CORR_SAME_PEAKS_OPTION_SF11",0,1},
+    {0,69,6,0,1,"CORR_SAME_PEAKS_OPTION_SF12",0,1},
+    {0,70,0,0,4,"CORR_SIG_NOISE_RATIO_SF6",0,4},
+    {0,70,4,0,4,"CORR_SIG_NOISE_RATIO_SF7",0,4},
+    {0,71,0,0,4,"CORR_SIG_NOISE_RATIO_SF8",0,4},
+    {0,71,4,0,4,"CORR_SIG_NOISE_RATIO_SF9",0,4},
+    {0,72,0,0,4,"CORR_SIG_NOISE_RATIO_SF10",0,4},
+    {0,72,4,0,4,"CORR_SIG_NOISE_RATIO_SF11",0,4},
+    {0,73,0,0,4,"CORR_SIG_NOISE_RATIO_SF12",0,4},
+    {0,74,0,0,4,"CORR_NUM_SAME_PEAK",0,4},
+    {0,74,4,0,3,"CORR_MAC_GAIN",0,5},
+    {0,75,0,0,12,"ADJUST_MODEM_START_OFFSET_RDX8",0,0},
+    {0,77,0,0,12,"ADJUST_MODEM_START_OFFSET_RDX4",0,0},
+    {0,79,0,0,12,"ADJUST_MODEM_START_OFFSET_SF12_RDX4",0,4092},
+    {0,81,0,0,8,"DBG_CORR_SELECT_SF",0,7},
+    {0,82,0,0,8,"DBG_CORR_SELECT_CHANNEL",0,0},
+    {0,83,0,0,8,"DBG_DETECT_CPT",1,0},
+    {0,84,0,0,8,"DBG_SYMB_CPT",1,0},
+    {0,85,0,0,1,"CHIRP_INVERT_RX",0,1},
+    {0,85,1,0,1,"DC_NOTCH_EN",0,0},
+    {0,86,0,0,1,"IMPLICIT_CRC_EN",0,0},
+    {0,86,1,0,3,"IMPLICIT_CODING_RATE",0,0},
+    {0,87,0,0,8,"IMPLICIT_PAYLOAD_LENGHT",0,0},
+    {0,88,0,0,8,"FREQ_TO_TIME_INVERT",0,29},
+    {0,89,0,0,6,"FREQ_TO_TIME_DRIFT",0,9},
+    {0,90,0,0,2,"PAYLOAD_FINE_TIMING_GAIN",0,2},
+    {0,90,2,0,2,"PREAMBLE_FINE_TIMING_GAIN",0,1},
+    {0,90,4,0,2,"TRACKING_INTEGRAL",0,0},
+    {0,91,0,0,4,"FRAME_SYNCH_PEAK1_POS",0,1},
+    {0,91,4,0,4,"FRAME_SYNCH_PEAK2_POS",0,2},
+    {0,92,0,0,16,"PREAMBLE_SYMB1_NB",0,10},
+    {0,94,0,0,1,"FRAME_SYNCH_GAIN",0,1},
+    {0,94,1,0,1,"SYNCH_DETECT_TH",0,1},
+    {0,95,0,0,4,"LLR_SCALE",0,8},
+    {0,95,4,0,2,"SNR_AVG_CST",0,2},
+    {0,96,0,0,7,"PPM_OFFSET",0,0},
+    {0,97,0,0,8,"MAX_PAYLOAD_LEN",0,255},
+    {0,98,0,0,1,"ONLY_CRC_EN",0,1},
+    {0,99,0,0,8,"ZERO_PAD",0,0},
+    {0,100,0,0,4,"DEC_GAIN_OFFSET",0,8},
+    {0,101,0,0,1,"FORCE_HOST_REG_CTRL",0,1},
+    {0,101,1,0,1,"FORCE_HOST_RADIO_CTRL",0,1},
+    {0,101,2,0,1,"FORCE_HOST_FE_CTRL",0,1},
+    {0,101,3,0,1,"FORCE_DEC_FILTER_GAIN",0,1},
+    {0,102,0,0,1,"MCU_RST_0",0,1},
+    {0,102,1,0,1,"MCU_RST_1",0,1},
+    {0,102,2,0,1,"MCU_SELECT_MUX_0",0,0},
+    {0,102,3,0,1,"MCU_SELECT_MUX_1",0,0},
+    {0,102,4,0,1,"MCU_CORRUPTION_DETECTED_0",1,0},
+    {0,102,5,0,1,"MCU_CORRUPTION_DETECTED_1",1,0},
+    {0,103,0,0,8,"CHANN_SELECT_RSSI",0,1},
+    {0,104,0,0,8,"RSSI_BB_DEFAULT_VALUE",0,32},
+    {0,105,0,0,8,"RSSI_DEC_DEFAULT_VALUE",0,100},
+    {0,106,0,0,8,"RSSI_CHANN_DEFAULT_VALUE",0,100},
+    {0,107,0,0,5,"RSSI_BB_FILTER_ALPHA",0,7},
+    {0,108,0,0,5,"RSSI_DEC_FILTER_ALPHA",0,5},
+    {0,109,0,0,5,"RSSI_CHANN_FILTER_ALPHA",0,8},
+    {0,110,0,0,6,"IQ_MISMATCH_A_AMP_COEFF",0,0},
+    {0,111,0,0,6,"IQ_MISMATCH_A_PHI_COEFF",0,0},
+    {0,112,0,0,6,"IQ_MISMATCH_B_AMP_COEFF",0,0},
+    {0,112,6,0,1,"IQ_MISMATCH_B_SEL_I",0,0},
+    {0,113,0,0,6,"IQ_MISMATCH_B_PHI_COEFF",0,0},
+    {1,29,0,0,1,"TX_TRIG_IMMEDIATE",0,0},
+    {1,29,1,0,1,"TX_TRIG_DELAYED",0,0},
+    {1,29,2,0,1,"TX_TRIG_GPS",0,0},
+    {1,30,0,0,16,"TX_START_DELAY",0,0},
+    {1,32,0,0,4,"TX_FRAME_SYNCH_PEAK1_POS",0,1},
+    {1,32,4,0,4,"TX_FRAME_SYNCH_PEAK2_POS",0,2},
+    {1,33,0,0,16,"TX_PREAMBLE_SYMB1_NB",0,10},
+    {1,35,0,0,8,"TX_OFFSET_I",0,0},
+    {1,36,0,0,8,"TX_OFFSET_Q",0,0},
+    {1,37,0,0,1,"TX_MODE",0,0},
+    {1,37,1,0,4,"TX_ZERO_PAD",0,0},
+    {1,37,5,0,1,"TX_PPM_OFFSET",0,0},
+    {1,37,6,0,1,"TX_CHIRP_INVERT",0,0},
+    {1,37,7,0,1,"TX_CONT_CHIRP",0,0},
+    {1,38,0,0,2,"TX_GAIN",0,0},
+    {1,38,2,0,3,"TX_CHIRP_LOW_PASS",0,0},
+    {1,38,5,0,2,"TX_FCC_WIDEBAND",0,0},
+    {1,38,7,0,1,"TX_SWAP_IQ",0,0},
+    {1,39,0,0,1,"MBWSSF_IMPLICIT_HEADER",0,0},
+    {1,39,1,0,1,"MBWSSF_IMPLICIT_CRC_EN",0,0},
+    {1,39,2,0,3,"MBWSSF_IMPLICIT_CODING_RATE",0,0},
+    {1,40,0,0,8,"MBWSSF_IMPLICIT_PAYLOAD_LENGHT",0,0},
+    {1,41,0,0,1,"MBWSSF_AGC_FREEZE_ON_DETECT",0,1},
+    {1,42,0,0,4,"MBWSSF_FRAME_SYNCH_PEAK1_POS",0,1},
+    {1,42,4,0,4,"MBWSSF_FRAME_SYNCH_PEAK2_POS",0,2},
+    {1,43,0,0,16,"MBWSSF_PREAMBLE_SYMB1_NB",0,10},
+    {1,45,0,0,1,"MBWSSF_FRAME_SYNCH_GAIN",0,1},
+    {1,45,1,0,1,"MBWSSF_SYNCH_DETECT_TH",0,1},
+    {1,46,0,0,8,"MBWSSF_DETECT_MIN_SINGLE_PEAK",0,10},
+    {1,47,0,0,3,"MBWSSF_DETECT_TRIG_SAME_PEAK_NB",0,3},
+    {1,48,0,0,8,"MBWSSF_FREQ_TO_TIME_INVERT",0,29},
+    {1,49,0,0,6,"MBWSSF_FREQ_TO_TIME_DRIFT",0,36},
+    {1,50,0,0,12,"MBWSSF_PPM_CORRECTION",0,0},
+    {1,52,0,0,2,"MBWSSF_PAYLOAD_FINE_TIMING_GAIN",0,2},
+    {1,52,2,0,2,"MBWSSF_PREAMBLE_FINE_TIMING_GAIN",0,1},
+    {1,52,4,0,2,"MBWSSF_TRACKING_INTEGRAL",0,0},
+    {1,53,0,0,8,"MBWSSF_ZERO_PAD",0,0},
+    {1,54,0,0,2,"MBWSSF_MODEM_BW",0,0},
+    {1,54,2,0,1,"MBWSSF_RADIO_SELECT",0,0},
+    {1,54,3,0,1,"MBWSSF_RX_CHIRP_INVERT",0,1},
+    {1,55,0,0,4,"MBWSSF_LLR_SCALE",0,8},
+    {1,55,4,0,2,"MBWSSF_SNR_AVG_CST",0,3},
+    {1,55,6,0,1,"MBWSSF_PPM_OFFSET",0,0},
+    {1,56,0,0,4,"MBWSSF_RATE_SF",0,7},
+    {1,56,4,0,1,"MBWSSF_ONLY_CRC_EN",0,1},
+    {1,57,0,0,8,"MBWSSF_MAX_PAYLOAD_LEN",0,255},
+    {2,29,0,0,8,"SPI_RADIO_A__DATA",0,0},
+    {2,30,0,0,8,"SPI_RADIO_A__DATA_READBACK",1,0},
+    {2,31,0,0,14,"SPI_RADIO_A__ADDR",0,0},
+    {2,33,0,0,1,"SPI_RADIO_A__CS",0,0},
+    {2,34,0,0,8,"SPI_RADIO_B__DATA",0,0},
+    {2,35,0,0,8,"SPI_RADIO_B__DATA_READBACK",1,0},
+    {2,36,0,0,14,"SPI_RADIO_B__ADDR",0,0},
+    {2,38,0,0,1,"SPI_RADIO_B__CS",0,0},
+    {2,39,0,0,1,"RADIO_A_EN",0,0},
+    {2,39,1,0,1,"RADIO_B_EN",0,0},
+    {2,39,2,0,1,"RADIO_RST",0,1},
+    {2,39,3,0,1,"LNA_A_EN",0,0},
+    {2,39,4,0,1,"PA_A_EN",0,0},
+    {2,39,5,0,1,"LNA_B_EN",0,0},
+    {2,39,6,0,1,"PA_B_EN",0,0},
+    {2,40,0,0,2,"PA_A_GAIN",0,0},
+    {2,40,2,0,2,"PA_B_GAIN",0,0},
+    {2,41,0,0,4,"LNA_A_CTRL_LUT",0,2},
+    {2,41,4,0,4,"PA_A_CTRL_LUT",0,4},
+    {2,42,0,0,4,"LNA_B_CTRL_LUT",0,2},
+    {2,42,4,0,4,"PA_B_CTRL_LUT",0,4},
+    {2,43,0,0,5,"CAPTURE_SOURCE",0,0},
+    {2,43,5,0,1,"CAPTURE_START",0,0},
+    {2,43,6,0,1,"CAPTURE_FORCE_TRIGGER",0,0},
+    {2,43,7,0,1,"CAPTURE_WRAP",0,0},
+    {2,44,0,0,16,"CAPTURE_PERIOD",0,0},
+    {2,46,0,0,3,"LED_REG",0,3},
+    {2,47,0,0,8,"MODEM_STATUS",1,0},
+    {2,48,0,0,8,"VALID_HEADER_COUNTER_0",1,0},
+    {2,49,0,0,8,"VALID_HEADER_COUNTER_1",1,0},
+    {2,50,0,0,8,"VALID_PACKET_COUNTER_0",1,0},
+    {2,51,0,0,8,"VALID_PACKET_COUNTER_1",1,0},
+    {2,52,0,0,8,"VALID_HEADER_COUNTER_MBWSSF",1,0},
+    {2,53,0,0,8,"VALID_HEADER_COUNTER_FSK",1,0},
+    {2,54,0,0,8,"VALID_PACKET_COUNTER_MBWSSF",1,0},
+    {2,55,0,0,8,"VALID_PACKET_COUNTER_FSK",1,0},
+    {2,56,0,0,8,"CHANN_RSSI",1,0},
+    {2,57,0,0,8,"BB_RSSI",1,0},
+    {2,58,0,0,8,"DEC_RSSI",1,0},
+    {2,59,0,0,8,"DBG_MCU_DATA",1,0},
+    {2,60,0,0,8,"DBG_ARB_MCU_RAM_DATA",1,0},
+    {2,61,0,0,8,"DBG_AGC_MCU_RAM_DATA",1,0},
+    {2,62,0,0,16,"NEXT_PACKET_CNT",1,0},
+    {2,64,0,0,16,"ADDR_CAPTURE_COUNT",1,0},
+    {2,66,0,0,32,"TIMESTAMP",1,0},
+    {2,70,0,0,4,"DBG_CHANN0_GAIN",1,0},
+    {2,70,4,0,4,"DBG_CHANN1_GAIN",1,0},
+    {2,71,0,0,4,"DBG_CHANN2_GAIN",1,0},
+    {2,71,4,0,4,"DBG_CHANN3_GAIN",1,0},
+    {2,72,0,0,4,"DBG_CHANN4_GAIN",1,0},
+    {2,72,4,0,4,"DBG_CHANN5_GAIN",1,0},
+    {2,73,0,0,4,"DBG_CHANN6_GAIN",1,0},
+    {2,73,4,0,4,"DBG_CHANN7_GAIN",1,0},
+    {2,74,0,0,4,"DBG_DEC_FILT_GAIN",1,0},
+    {2,75,0,0,3,"SPI_DATA_FIFO_PTR",1,0},
+    {2,75,3,0,3,"PACKET_DATA_FIFO_PTR",1,0},
+    {2,76,0,0,8,"DBG_ARB_MCU_RAM_ADDR",0,0},
+    {2,77,0,0,8,"DBG_AGC_MCU_RAM_ADDR",0,0},
+    {2,78,0,0,1,"SPI_MASTER_CHIP_SELECT_POLARITY",0,0},
+    {2,78,1,0,1,"SPI_MASTER_CPOL",0,0},
+    {2,78,2,0,1,"SPI_MASTER_CPHA",0,0},
+    {2,79,0,0,1,"SIG_GEN_ANALYSER_MUX_SEL",0,0},
+    {2,80,0,0,1,"SIG_GEN_EN",0,0},
+    {2,80,1,0,1,"SIG_ANALYSER_EN",0,0},
+    {2,80,2,0,2,"SIG_ANALYSER_AVG_LEN",0,0},
+    {2,80,4,0,3,"SIG_ANALYSER_PRECISION",0,0},
+    {2,80,7,0,1,"SIG_ANALYSER_VALID_OUT",1,0},
+    {2,81,0,0,8,"SIG_GEN_FREQ",0,0},
+    {2,82,0,0,8,"SIG_ANALYSER_FREQ",0,0},
+    {2,83,0,0,8,"SIG_ANALYSER_I_OUT",1,0},
+    {2,84,0,0,8,"SIG_ANALYSER_Q_OUT",1,0},
+    {2,85,0,0,1,"GPS_EN",0,0},
+    {2,85,1,0,1,"GPS_POL",0,1}
+};
+
+/* -------------------------------------------------------------------------- */
+/* --- PRIVATE VARIABLES ---------------------------------------------------- */
+
+static int lgw_spidesc = -1; /*! file descriptor to the SPI device */
+static int lgw_regpage = -1; /*! keep the value of the register page selected */
+
+/* -------------------------------------------------------------------------- */
+/* --- PRIVATE FUNCTIONS ---------------------------------------------------- */
+
+int page_switch(uint8_t target) {
+    lgw_regpage = PAGE_MASK & target;
+    lgw_spi_w(lgw_spidesc, PAGE_ADDR, (uint8_t)lgw_regpage);
+    return LGW_REG_SUCCESS;
+}
+
+/* -------------------------------------------------------------------------- */
+/* --- PUBLIC FUNCTIONS DEFINITION ------------------------------------------ */
+
+/* Gateway connect */
+int lgw_connect(void) {
+    int spi_stat = LGW_SPI_SUCCESS;
+    uint8_t u = 0;
+    
+    if (lgw_spidesc >= 0) {
+        DEBUG_MSG("WARNING: gateway was already connected\n");
+        lgw_spi_close(lgw_spidesc);
+    }
+    /* open the SPI link */
+    spi_stat = lgw_spi_open(&lgw_spidesc);
+    if (spi_stat != LGW_SPI_SUCCESS) {
+        DEBUG_MSG("ERROR CONNECTING GATEWAY\n");
+        return LGW_REG_ERROR;
+    }
+    /* write 0 to the page/reset register */
+    spi_stat = lgw_spi_w(lgw_spidesc, loregs[LGW_PAGE_REG].addr, 0);
+    if (spi_stat != LGW_SPI_SUCCESS) {
+        DEBUG_MSG("ERROR WRITING PAGE REGISTER\n");
+        return LGW_REG_ERROR;
+    } else {
+        lgw_regpage = 0;
+    }
+    /* checking the version register */
+    spi_stat = lgw_spi_r(lgw_spidesc, loregs[LGW_VERSION].addr, &u);
+    if (spi_stat != LGW_SPI_SUCCESS) {
+        DEBUG_MSG("ERROR READING VERSION REGISTER\n");
+        return LGW_REG_ERROR;
+    } else if (u == 0) {
+        DEBUG_MSG("ERROR: GATEWAY SEEMS DISCONNECTED\n");
+        return LGW_REG_ERROR;
+    } else if (u != loregs[LGW_VERSION].dflt) {
+        DEBUG_MSG("ERROR: MISMATCH BETWEEN EXPECTED REG VERSION AND READ REG VERSION\n");
+        return LGW_REG_ERROR;
+    }
+    DEBUG_MSG("Note: success connecting the gateway\n");
+    return LGW_REG_SUCCESS;
+}
+
+/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
+
+/* Gateway disconnect */
+int lgw_disconnect(void) {
+    if (lgw_spidesc >= 0) {
+        lgw_spi_close(lgw_spidesc);
+        lgw_spidesc = -1;
+        DEBUG_MSG("Note: success disconnecting the gateway\n");
+        return LGW_REG_SUCCESS;
+    } else {
+        DEBUG_MSG("WARNING: gateway was already disconnected\n");
+        lgw_spidesc = -1;
+        return LGW_REG_ERROR;
+    }
+}
+
+/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
+
+/* soft-reset function */
+int lgw_soft_reset(void) {
+    int32_t read_value;
+    /* check if SPI is initialised */
+    if ((lgw_spidesc < 0) || (lgw_regpage < 0)) {
+        DEBUG_MSG("ERROR: GATEWAY UNCONNECTED\n");
+        return LGW_REG_ERROR;
+    }
+    lgw_spi_w(lgw_spidesc, 0, 0x80); /* 1 -> SOFT_RESET bit */
+    lgw_regpage = 0; /* reset the paging static variable */
+    return LGW_REG_SUCCESS;
+}
+
+/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
+
+/* register verification */
+int lgw_reg_check(FILE *f) {
+    struct lgw_reg_s r;
+    int32_t read_value;
+    char ok_msg[] = "+++MATCH+++";
+    char notok_msg[] = "###MISMATCH###";
+    char *ptr;
+    int i;
+    
+    /* check if SPI is initialised */
+    if ((lgw_spidesc < 0) || (lgw_regpage < 0)) {
+        DEBUG_MSG("ERROR: GATEWAY UNCONNECTED\n");
+        fprintf(f, "ERROR: GATEWAY UNCONNECTED\n");
+        return LGW_REG_ERROR;
+    }
+    
+    fprintf(f, "Start of register verification\n");
+    for (i=0; i<LGW_TOTALREGS; ++i) {
+        r = loregs[i];
+        lgw_reg_r(i, &read_value);
+        ptr = (read_value == r.dflt) ? ok_msg : notok_msg;
+        if (r.sign == true)
+            fprintf(f, "%s reg: %s read: %d (%x) default: %d (%x)\n", ptr, r.name, read_value, read_value, r.dflt, r.dflt);
+        else
+            fprintf(f, "%s reg: %s read: %u (%x) default: %u (%x)\n", ptr, r.name, read_value, read_value, r.dflt, r.dflt);
+    }
+    fprintf(f, "End of register verification\n");
+    
+    return LGW_REG_SUCCESS;
+}
+
+/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
+
+/* Write to a register addressed by name */
+int lgw_reg_w(uint16_t register_id, int32_t reg_value) {
+    int spi_stat = LGW_SPI_SUCCESS;
+    struct lgw_reg_s r;
+    uint8_t buf[4] = "\x00\x00\x00\x00";
+    int i, size_byte;
+    
+    /* check input parameters */
+    if (register_id >= LGW_TOTALREGS) {
+        DEBUG_MSG("ERROR: REGISTER NUMBER OUT OF DEFINED RANGE\n");
+        return LGW_REG_ERROR;
+    }
+    
+    /* check if SPI is initialised */
+    if ((lgw_spidesc < 0) || (lgw_regpage < 0)) {
+        DEBUG_MSG("ERROR: GATEWAY UNCONNECTED\n");
+        return LGW_REG_ERROR;
+    }
+    
+    /* intercept direct access to PAGE_REG & SOFT_RESET */
+    if (register_id == LGW_PAGE_REG) {
+        page_switch(reg_value);
+        return LGW_REG_SUCCESS;
+    } else if (register_id == LGW_SOFT_RESET) {
+        /* only reset if lsb is 1 */
+        if (reg_value%2 != 0)
+            lgw_soft_reset();
+        return LGW_REG_SUCCESS;
+    }
+    
+    /* get register struct from the struct array */
+    r = loregs[register_id];
+    
+    /* reject write to read-only registers */
+    if (r.rdon == 1){
+        DEBUG_MSG("ERROR: TRYING TO WRITE A READ-ONLY REGISTER\n");
+        return LGW_REG_ERROR;
+    }
+    
+    /* select proper register page if needed */
+    if ((r.page != -1) && (r.page != lgw_regpage)) {
+        spi_stat += page_switch(r.page);
+    }
+    
+    if ((r.leng == 8) && (r.offs == 0)) {
+        /* direct write */
+        spi_stat += lgw_spi_w(lgw_spidesc, r.addr, (uint8_t)reg_value);
+    } else if ((r.offs + r.leng) <= 8) {
+        /* single-byte read-modify-write, offs:[0-7], leng:[1-7] */
+        spi_stat += lgw_spi_r(lgw_spidesc, r.addr, &buf[0]);
+        buf[1] = ((1 << r.leng) - 1) << r.offs; /* bit mask */
+        buf[2] = ((uint8_t)reg_value) << r.offs; /* new data offsetted */
+        buf[3] = (~buf[1] & buf[0]) | (buf[1] & buf[2]); /* mixing old & new data */
+        spi_stat += lgw_spi_w(lgw_spidesc, r.addr, buf[3]);
+    } else if ((r.offs == 0) && (r.leng > 0) && (r.leng <= 32)) {
+        /* multi-byte direct write routine */
+        size_byte = (r.leng + 7) / 8; /* add a byte if it's not an exact multiple of 8 */ 
+        for (i=0; i<size_byte; ++i) {
+            /* big endian register file for a file on N bytes
+            Least significant byte is stored in buf[0], most one in buf[N-1] */
+            buf[i] = (uint8_t)(0x000000FF & reg_value);
+            reg_value = (reg_value >> 8);
+        }
+        spi_stat += lgw_spi_wb(lgw_spidesc, r.addr, buf, size_byte); /* write the register in one burst */
+    } else {
+        /* register spanning multiple memory bytes but with an offset */
+        DEBUG_MSG("ERROR: REGISTER SIZE AND OFFSET ARE NOT SUPPORTED\n");
+        return LGW_REG_ERROR;
+    }
+    
+    if (spi_stat != LGW_SPI_SUCCESS) {
+        DEBUG_MSG("ERROR: SPI ERROR DURING REGISTER WRITE\n");
+        return LGW_REG_ERROR;
+    } else {
+        return LGW_REG_SUCCESS;
+    }
+}
+
+/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
+
+/* Read to a register addressed by name */
+int lgw_reg_r(uint16_t register_id, int32_t *reg_value) {
+    int spi_stat = LGW_SPI_SUCCESS;
+    struct lgw_reg_s r;
+    uint8_t bufu[4] = "\x00\x00\x00\x00";
+    int8_t *bufs = bufu;
+    int i, size_byte;
+    uint32_t u = 0;
+    
+    /* check input parameters */
+    CHECK_NULL(reg_value);
+    if (register_id >= LGW_TOTALREGS) {
+        DEBUG_MSG("ERROR: REGISTER NUMBER OUT OF DEFINED RANGE\n");
+        return LGW_REG_ERROR;
+    }
+    
+    /* check if SPI is initialised */
+    if ((lgw_spidesc < 0) || (lgw_regpage < 0)) {
+        DEBUG_MSG("ERROR: GATEWAY UNCONNECTED\n");
+        return LGW_REG_ERROR;
+    }
+    
+    /* get register struct from the struct array */
+    r = loregs[register_id];
+    
+    /* select proper register page if needed */
+    if ((r.page != -1) && (r.page != lgw_regpage)) {
+        spi_stat += page_switch(r.page);
+    }
+    
+    if ((r.offs + r.leng) <= 8) {
+        /* read one byte, then shift and mask bits to get reg value with sign extension if needed */
+        spi_stat += lgw_spi_r(lgw_spidesc, r.addr, &bufu[0]);
+        bufu[1] = bufu[0] << (8 - r.leng - r.offs); /* left-align the data */
+        if (r.sign == true) {
+            bufs[2] = bufs[1] >> (8 - r.leng); /* right align the data with sign extension */
+            *reg_value = (int32_t)bufs[2]; /* signed pointer -> 32b sign extension */
+        } else {
+            bufu[2] = bufu[1] >> (8 - r.leng); /* right align the data, no sign extension */
+            *reg_value = (int32_t)bufu[2]; /* unsigned pointer -> no sign extension */
+        }
+    } else if ((r.offs == 0) && (r.leng > 0) && (r.leng <= 32)) {
+        size_byte = (r.leng + 7) / 8; /* add a byte if it's not an exact multiple of 8 */ 
+        spi_stat += lgw_spi_rb(lgw_spidesc, r.addr, bufu, size_byte);
+        u = 0;
+        for (i=(size_byte-1); i>=0; --i) {
+            u = (uint32_t)bufu[i] + (u << 8); /* transform a 4-byte array into a 32 bit word */
+        }
+        if (r.sign == true) {
+            u = u << (32 - r.leng); /* left-align the data */
+            *reg_value = (int32_t)u >> (32 - r.leng); /* right-align the data with sign extension */
+        } else {
+            *reg_value = (int32_t)u; /* unsigned value -> return 'as is' */
+        }
+    } else {
+        /* register spanning multiple memory bytes but with an offset */
+        DEBUG_MSG("ERROR: REGISTER SIZE AND OFFSET ARE NOT SUPPORTED\n");
+        return LGW_REG_ERROR;
+    }
+    
+    if (spi_stat != LGW_SPI_SUCCESS) {
+        DEBUG_MSG("ERROR: SPI ERROR DURING REGISTER WRITE\n");
+        return LGW_REG_ERROR;
+    } else {
+        return LGW_REG_SUCCESS;
+    }
+}
+
+/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
+
+/* Point to a register by name and do a burst write */
+int lgw_reg_wb(uint16_t register_id, uint8_t *data, uint16_t size) {
+    int spi_stat;
+    struct lgw_reg_s r;
+    
+    /* check input parameters */
+    CHECK_NULL(data);
+    if (size == 0) {
+        DEBUG_MSG("ERROR: BURST OF NULL LENGTH\n");
+        return LGW_REG_ERROR;
+    }
+    if (register_id >= LGW_TOTALREGS) {
+        DEBUG_MSG("ERROR: REGISTER NUMBER OUT OF DEFINED RANGE\n");
+        return LGW_REG_ERROR;
+    }
+    
+    /* check if SPI is initialised */
+    if ((lgw_spidesc < 0) || (lgw_regpage < 0)) {
+        DEBUG_MSG("ERROR: GATEWAY UNCONNECTED\n");
+        return LGW_REG_ERROR;
+    }
+    
+    /* get register struct from the struct array */
+    r = loregs[register_id];
+    
+    /* reject write to read-only registers */
+    if (r.rdon == 1){
+        DEBUG_MSG("ERROR: TRYING TO BURST WRITE A READ-ONLY REGISTER\n");
+        return LGW_REG_ERROR;
+    }
+    
+    /* select proper register page if needed */
+    if ((r.page != -1) && (r.page != lgw_regpage)) {
+        spi_stat += page_switch(r.page);
+    }
+    
+    /* do the burst write */
+    spi_stat = lgw_spi_wb(lgw_spidesc, r.addr, data, size);
+    
+    if (spi_stat != LGW_SPI_SUCCESS) {
+        DEBUG_MSG("ERROR: SPI ERROR DURING REGISTER BURST WRITE\n");
+        return LGW_REG_ERROR;
+    } else {
+        return LGW_REG_SUCCESS;
+    }
+}
+
+/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
+
+/* Point to a register by name and do a burst read */
+int lgw_reg_rb(uint16_t register_id, uint8_t *data, uint16_t size) {
+    int spi_stat;
+    struct lgw_reg_s r;
+    
+    /* check input parameters */
+    CHECK_NULL(data);
+    if (size == 0) {
+        DEBUG_MSG("ERROR: BURST OF NULL LENGTH\n");
+        return LGW_REG_ERROR;
+    }
+    if (register_id >= LGW_TOTALREGS) {
+        DEBUG_MSG("ERROR: REGISTER NUMBER OUT OF DEFINED RANGE\n");
+        return LGW_REG_ERROR;
+    }
+    
+    /* check if SPI is initialised */
+    if ((lgw_spidesc < 0) || (lgw_regpage < 0)) {
+        DEBUG_MSG("ERROR: GATEWAY UNCONNECTED\n");
+        return LGW_REG_ERROR;
+    }
+    
+    /* get register struct from the struct array */
+    r = loregs[register_id];
+    
+    /* select proper register page if needed */
+    if ((r.page != -1) && (r.page != lgw_regpage)) {
+        spi_stat += page_switch(r.page);
+    }
+    
+    /* do the burst read */
+    spi_stat = lgw_spi_rb(lgw_spidesc, r.addr, data, size);
+    
+    if (spi_stat != LGW_SPI_SUCCESS) {
+        DEBUG_MSG("ERROR: SPI ERROR DURING REGISTER BURST READ\n");
+        return LGW_REG_ERROR;
+    } else {
+        return LGW_REG_SUCCESS;
+    }
+}
+
+/* --- EOF ------------------------------------------------------------------ */
diff --git a/loragw_hal/src/loragw_spi.c b/loragw_hal/src/loragw_spi.c
new file mode 100644
index 0000000..4c0b4f9
--- /dev/null
+++ b/loragw_hal/src/loragw_spi.c
@@ -0,0 +1,293 @@
+/*
+ / _____)             _              | |    
+( (____  _____ ____ _| |_ _____  ____| |__  
+ \____ \| ___ |    (_   _) ___ |/ ___)  _ \
+ _____) ) ____| | | || |_| ____( (___| | | |
+(______/|_____)_|_|_| \__)_____)\____)_| |_|
+    ©2013 Semtech-Cycleo
+
+Description:
+    Host specific functions to address the LoRa™ gateway registers through a
+    SPI interface.
+    Single-byte read/write and burst read/write.
+    Does not handle pagination.
+    Could be used with multiple SPI ports in parallel (explicit file descriptor)
+*/
+
+
+/* -------------------------------------------------------------------------- */
+/* --- DEPENDANCIES --------------------------------------------------------- */
+
+#include <stdint.h>     /* C99 types */
+#include <stdio.h>      /* printf fprintf */
+#include <unistd.h>     /* lseek, close */
+#include <fcntl.h>      /* open */
+#include <string.h>     /* memset */
+
+#include <sys/ioctl.h>
+#include <linux/spi/spidev.h>
+
+#include "loragw_spi.h"
+
+/* -------------------------------------------------------------------------- */
+/* --- PRIVATE MACROS ------------------------------------------------------- */
+
+#define ARRAY_SIZE(a) (sizeof(a) / sizeof((a)[0]))
+#ifdef DEBUG
+    #define DEBUG_MSG(str)              fprintf(stderr, str)
+    #define DEBUG_PRINTF(fmt, args...)  fprintf(stderr,"%s:%d: "fmt, __FUNCTION__, __LINE__, args)
+    #define CHECK_NULL(a)               if(a==NULL){fprintf(stderr,"%s:%d: ERROR: NULL POINTER AS ARGUMENT\n", __FUNCTION__, __LINE__);return LGW_SPI_ERROR;}
+#else
+    #define DEBUG_MSG(str)
+    #define DEBUG_PRINTF(fmt, args...)
+    #define CHECK_NULL(a)               if(a==NULL){return LGW_SPI_ERROR;}
+#endif
+
+/* -------------------------------------------------------------------------- */
+/* --- PRIVATE CONSTANTS ---------------------------------------------------- */
+
+#define READ_ACCESS     0x00
+#define WRITE_ACCESS    0x80
+#define SPI_SPEED       8000000
+#define SPI_DEV_PATH    "/dev/spidev0.0"
+
+/* -------------------------------------------------------------------------- */
+/* --- PUBLIC FUNCTIONS DEFINITION ------------------------------------------ */
+
+/* SPI initialization and configuration */
+int lgw_spi_open(int *spi_device) {
+    int i,j,k,l;
+    
+    CHECK_NULL(spi_device);
+    
+    /* open SPI device */
+    i = open(SPI_DEV_PATH, O_RDWR);
+    if (i < 0) {
+        DEBUG_MSG("SPI port fail to open\n");
+        return LGW_SPI_ERROR;
+    }
+    
+    /* setting SPI mode to 'mode 0' */
+    j = SPI_MODE_0;
+    k = ioctl(i, SPI_IOC_WR_MODE, &j);
+    l = ioctl(i, SPI_IOC_RD_MODE, &j);
+    if ((k < 0) || (l < 0)) {
+        DEBUG_MSG("ERROR: SPI PORT FAIL TO SET IN MODE 0\n");
+        close(i);
+        return LGW_SPI_ERROR;
+    }
+    
+    /* setting SPI max clk (in Hz) */
+    j = SPI_SPEED;
+    k = ioctl(i, SPI_IOC_WR_MAX_SPEED_HZ, &j);
+    l = ioctl(i, SPI_IOC_RD_MAX_SPEED_HZ, &j);
+    if ((k < 0) || (l < 0)) {
+        DEBUG_MSG("ERROR: SPI PORT FAIL TO SET MAX SPEED\n");
+        close(i);
+        return LGW_SPI_ERROR;
+    }
+    
+    /* setting SPI to MSB first */
+    j = 0;
+    k = ioctl(i, SPI_IOC_WR_LSB_FIRST, &j);
+    l = ioctl(i, SPI_IOC_RD_LSB_FIRST, &j);
+    if ((k < 0) || (l < 0)) {
+        DEBUG_MSG("ERROR: SPI PORT FAIL TO SET MSB FIRST\n");
+        close(i);
+        return LGW_SPI_ERROR;
+    }
+    
+    /* setting SPI to 8 bits per word */
+    j = 0; 
+    k = ioctl(i, SPI_IOC_WR_BITS_PER_WORD, &j);
+    l = ioctl(i, SPI_IOC_RD_BITS_PER_WORD, &j);
+    if ((k < 0) || (l < 0)) {
+        DEBUG_MSG("ERROR: SPI PORT FAIL TO SET 8 BITS-PER-WORD\n");
+        close(i);
+        return LGW_SPI_ERROR;
+    }
+    DEBUG_MSG("Note: SPI port opened and configured ok\n");
+    *spi_device = i;
+    return LGW_SPI_SUCCESS;
+}
+
+/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
+
+/* SPI release */
+int lgw_spi_close(int spi_device) {
+    int i;
+    
+    i = close(spi_device);
+    if (i < 0) {
+        DEBUG_MSG("ERROR: SPI PORT FAILED TO CLOSE\n");
+        return LGW_SPI_ERROR;
+    } else {
+        DEBUG_MSG("Note: SPI port closed\n");
+        return LGW_SPI_SUCCESS;
+    }
+}
+
+/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
+
+/* Simple write */
+int lgw_spi_w(int spi_device, uint8_t address, uint8_t data) {
+    uint8_t outbuf[2];
+    struct spi_ioc_transfer k;
+    int i;
+    
+    outbuf[0] = WRITE_ACCESS | (address & 0x7F);
+    outbuf[1] = data;
+    
+    memset(&k, 0, sizeof(k)); /* clear k */
+    k.tx_buf = (unsigned long) outbuf;
+    k.len = ARRAY_SIZE(outbuf);
+    k.speed_hz = SPI_SPEED;
+    k.cs_change = 1;
+    k.bits_per_word = 8;
+    
+    i = ioctl(spi_device, SPI_IOC_MESSAGE(1), &k);
+    
+    if (i != 2) {
+        DEBUG_MSG("ERROR: SPI WRITE FAILURE\n");
+        return LGW_SPI_ERROR;
+    } else {
+        DEBUG_MSG("Note: SPI write success\n");
+        return LGW_SPI_SUCCESS;
+    }
+}
+
+/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
+
+/* Simple read */
+int lgw_spi_r(int spi_device, uint8_t address, uint8_t *data) {
+    uint8_t outbuf[2];
+    uint8_t inbuf[ARRAY_SIZE(outbuf)];
+    struct spi_ioc_transfer k;
+    int i;
+    
+    CHECK_NULL(data);
+    
+    outbuf[0] = READ_ACCESS | (address & 0x7F);
+    outbuf[1] = 0x00;
+    
+    memset(&k, 0, sizeof(k)); /* clear k */
+    k.tx_buf = (unsigned long) outbuf;
+    k.rx_buf = (unsigned long) inbuf;
+    k.len = ARRAY_SIZE(outbuf);
+    k.cs_change = 1;
+    
+    i = ioctl(spi_device, SPI_IOC_MESSAGE(1), &k);
+    
+    if (i != 2) {
+        DEBUG_MSG("ERROR: SPI READ FAILURE\n");
+        return LGW_SPI_ERROR;
+    } else {
+        DEBUG_MSG("Note: SPI read success\n");
+        *data = inbuf[1];
+        return LGW_SPI_SUCCESS;
+    }
+}
+
+/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
+
+/* Burst (multiple-byte) write */
+int lgw_spi_wb(int spi_device, uint8_t address, uint8_t *data, uint16_t size) {
+    uint8_t command;
+    struct spi_ioc_transfer k[2];
+    int byte_to_trans;
+    int chunk_size;
+    int offset = 0;
+    int byte_transfered = 0;
+    
+    /* check input parameters */
+    CHECK_NULL(data);
+    if (size == 0) {
+        DEBUG_MSG("ERROR: BURST OF NULL LENGTH\n");
+        return LGW_SPI_ERROR;
+    }
+    if (address > 0x7F) {
+        DEBUG_MSG("ERROR: ADDRESS OUT OF SPI RANGE\n");
+        return LGW_SPI_ERROR;
+    }
+    
+    memset(&k, 0, sizeof(k)); /* clear k */
+    command = WRITE_ACCESS | (address & 0x7F);
+    k[0].tx_buf = (unsigned long) &command;
+    k[0].len = 1;
+    k[0].cs_change = 0;
+    k[1].cs_change = 1;
+    
+    byte_to_trans = size;
+    while (byte_to_trans > 0) {
+        chunk_size = (byte_to_trans < LGW_BURST_CHUNK) ? byte_to_trans : LGW_BURST_CHUNK;
+        k[1].tx_buf = (unsigned long)(data + offset);
+        k[1].len = chunk_size;
+        
+        byte_transfered += (ioctl(spi_device, SPI_IOC_MESSAGE(2), &k) - 1 );
+        DEBUG_PRINTF("BURST WRITE: to trans %d # chunk %d # transferred %d \n", byte_to_trans, chunk_size, byte_transfered);
+        
+        byte_to_trans -= chunk_size;
+        offset += chunk_size;
+    } 
+    
+    if (byte_transfered != size) {
+        DEBUG_MSG("ERROR: SPI BURST WRITE FAILURE\n");
+        return LGW_SPI_ERROR;
+    } else {
+        DEBUG_MSG("Note: SPI burst write success\n");
+        return LGW_SPI_SUCCESS;
+    }
+}
+
+/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
+
+/* Burst (multiple-byte) read */
+int lgw_spi_rb(int spi_device, uint8_t address, uint8_t *data, uint16_t size) {
+    uint8_t command;
+    struct spi_ioc_transfer k[2];
+    int byte_to_trans;
+    int chunk_size;
+    int offset = 0;
+    int byte_transfered = 0;
+    
+    /* check input parameters */
+    CHECK_NULL(data);
+    if (size == 0) {
+        DEBUG_MSG("ERROR: BURST OF NULL LENGTH\n");
+        return LGW_SPI_ERROR;
+    }
+    if (address > 0x7F) {
+        DEBUG_MSG("ERROR: ADDRESS OUT OF SPI RANGE\n");
+        return LGW_SPI_ERROR;
+    }
+    
+    memset(&k, 0, sizeof(k)); /* clear k */
+    command = READ_ACCESS | (address & 0x7F);
+    k[0].tx_buf = (unsigned long) &command;
+    k[0].len = 1;
+    k[0].cs_change = 0;
+    k[1].cs_change = 1;
+    
+    byte_to_trans = size;
+    while (byte_to_trans > 0) {
+        chunk_size = (byte_to_trans < LGW_BURST_CHUNK) ? byte_to_trans : LGW_BURST_CHUNK;
+        k[1].rx_buf = (unsigned long)(data + offset);
+        k[1].len = chunk_size;
+        
+        byte_transfered += (ioctl(spi_device, SPI_IOC_MESSAGE(2), &k) - 1 );
+        DEBUG_PRINTF("BURST READ: to trans %d # chunk %d # transferred %d \n", byte_to_trans, chunk_size, byte_transfered);
+        
+        byte_to_trans -= chunk_size;
+        offset += chunk_size;
+    } 
+    
+    if (byte_transfered != size) {
+        DEBUG_MSG("ERROR: SPI BURST READ FAILURE\n");
+        return LGW_SPI_ERROR;
+    } else {
+        DEBUG_MSG("Note: SPI burst read success\n");
+        return LGW_SPI_SUCCESS;
+    }
+}
+
+/* --- EOF ------------------------------------------------------------------ */
diff --git a/loragw_hal/test/test_loragw_hal.c b/loragw_hal/test/test_loragw_hal.c
new file mode 100644
index 0000000..dbe6831
--- /dev/null
+++ b/loragw_hal/test/test_loragw_hal.c
@@ -0,0 +1,250 @@
+/*
+ / _____)             _              | |    
+( (____  _____ ____ _| |_ _____  ____| |__  
+ \____ \| ___ |    (_   _) ___ |/ ___)  _ \
+ _____) ) ____| | | || |_| ____( (___| | | |
+(______/|_____)_|_|_| \__)_____)\____)_| |_|
+    ©2013 Semtech-Cycleo
+
+Description:
+    Minimum test program for the loragw_hal 'library'
+*/
+
+
+/* -------------------------------------------------------------------------- */
+/* --- DEPENDANCIES --------------------------------------------------------- */
+
+/* fix an issue between POSIX and C99 */
+#if __STDC_VERSION__ >= 199901L
+    #define _XOPEN_SOURCE 600
+#else
+    #define _XOPEN_SOURCE 500
+#endif
+
+#include <stdint.h>     /* C99 types */
+#include <stdlib.h>     /* malloc & free */
+#include <stdbool.h>    /* bool type */
+#include <stdio.h>      /* printf */
+#include <string.h>     /* memset */
+#include <signal.h>     /* sigaction */
+
+#include "loragw_hal.h"
+#include "loragw_aux.h"
+
+/* -------------------------------------------------------------------------- */
+/* --- PRIVATE MACROS ------------------------------------------------------- */
+
+#define ARRAY_SIZE(a) (sizeof(a) / sizeof((a)[0]))
+
+/* -------------------------------------------------------------------------- */
+/* --- PRIVATE VARIABLES ---------------------------------------------------- */
+
+static int exit_sig = 0; /* 1 -> application terminates cleanly (shut down hardware, close open files, etc) */
+static int quit_sig = 0; /* 1 -> application terminates without shutting down the hardware */
+
+/* -------------------------------------------------------------------------- */
+/* --- PRIVATE FUNCTIONS DECLARATION ---------------------------------------- */
+
+static void sig_handler(int sigio);
+
+/* -------------------------------------------------------------------------- */
+/* --- PRIVATE FUNCTIONS DEFINITION ----------------------------------------- */
+
+static void sig_handler(int sigio) {
+    if (sigio == SIGQUIT) {
+        quit_sig = 1;;
+    } else if ((sigio == SIGINT) || (sigio == SIGTERM)) {
+        exit_sig = 1;
+    }
+}
+
+/* -------------------------------------------------------------------------- */
+/* --- MAIN FUNCTION -------------------------------------------------------- */
+
+int main(int argc, char **argv)
+{
+    struct sigaction sigact; /* SIGQUIT&SIGINT&SIGTERM signal handling */
+    
+    struct lgw_conf_rxrf_s rfconf;
+    struct lgw_conf_rxif_s ifconf;
+    
+    struct lgw_pkt_rx_s rxpkt[4]; /* array containing up to 4 inbound packets metadata */
+    struct lgw_pkt_tx_s txpkt; /* configuration and metadata for an outbound packet */
+    uint8_t txbuf[256]; /* buffer for the TX payload */
+    struct lgw_pkt_rx_s *p; /* pointer on a RX packet */
+    
+    int i, j;
+    int nb_pkt;
+    uint8_t x;
+    
+    int tx_cnt = 0;
+    int tx_path = 0;
+    struct lgw_pkt_tx_s txs;
+    
+    /* configure signal handling */
+    sigemptyset(&sigact.sa_mask);
+    sigact.sa_flags = 0;
+    sigact.sa_handler = sig_handler;
+    sigaction(SIGQUIT, &sigact, NULL);
+    sigaction(SIGINT, &sigact, NULL);
+    sigaction(SIGTERM, &sigact, NULL);
+    
+    /* beginning of Lora gateway-specific code */
+    printf("Beginning of test for loragw_hal.c\n");
+    
+    /* set configuration for RF chains */
+    memset(&rfconf, 0, sizeof(rfconf));
+    
+    rfconf.enable = true;
+    rfconf.freq_hz = 866187500;
+    lgw_rxrf_setconf(0, rfconf); /* radio A */
+    
+    rfconf.enable = true;
+    rfconf.freq_hz = 866437500;
+    lgw_rxrf_setconf(1, rfconf); /* radio B */
+    
+    /* set configuration for Lora multi-SF channels (bandwidth cannot be set) */
+    memset(&ifconf, 0, sizeof(ifconf));
+    
+    ifconf.enable = true;
+    ifconf.rf_chain = 0;
+    ifconf.freq_hz = -187500;
+    ifconf.bandwidth = BW_125KHZ;
+    ifconf.datarate = DR_LORA_MULTI;
+    lgw_rxif_setconf(0, ifconf); /* chain 0: 1st radio, bleeper channel 1, all SF */
+    
+    ifconf.enable = true;
+    ifconf.rf_chain = 0;
+    ifconf.freq_hz = -62500;
+    ifconf.bandwidth = BW_125KHZ;
+    ifconf.datarate = DR_LORA_SF8 | DR_LORA_SF10;
+    lgw_rxif_setconf(1, ifconf); /* chain 1: 1st radio, bleeper channel 2, SF8 & SF10 only */
+    
+    ifconf.enable = false;
+    ifconf.rf_chain = 0;
+    ifconf.freq_hz = 0;
+    ifconf.bandwidth = 0;
+    ifconf.datarate = 0;
+    lgw_rxif_setconf(2, ifconf); /* chain 2: 1st radio, disabled */
+    
+    ifconf.enable = true;
+    ifconf.rf_chain = 1;
+    ifconf.freq_hz = -187500;
+    ifconf.bandwidth = BW_125KHZ;
+    ifconf.datarate = DR_LORA_MULTI;
+    lgw_rxif_setconf(3, ifconf); /* chain 3: 2nd radio, bleeper channel 3, all SF */
+    
+    /* set configuration for Lora 'stand alone' channel */
+    ifconf.enable = true;
+    ifconf.rf_chain = 0;
+    ifconf.freq_hz = 187500;
+    ifconf.bandwidth = BW_125KHZ;
+    ifconf.datarate = DR_LORA_SF10;
+    lgw_rxif_setconf(8, ifconf); /* chain 8: bleeper channel 4, SF10 only */
+    
+    /* set configuration for TX packet */
+    memset(&txs, 0, sizeof(txs));
+    txs.freq_hz = 866250000;
+    txs.tx_mode = IMMEDIATE;
+    txs.modulation = MOD_LORA;
+    txs.bandwidth = BW_250KHZ;
+    txs.datarate = DR_LORA_SF10;
+    txs.coderate = CR_LORA_4_5;
+    txs.payload = "TX.TEST.LORA.GATEWAY";
+    txs.size = 20;
+    
+    /* connect, configure and start the Lora gateway */
+    lgw_start();
+    
+    while ((quit_sig != 1) && (exit_sig != 1)) {
+        /* fetch N packets */
+        nb_pkt = lgw_receive(ARRAY_SIZE(rxpkt), rxpkt);
+        
+        if (nb_pkt == 0) {
+            wait_ms(300);
+        } else {
+            printf("\nLora gateway, %d packets received:\n\n", nb_pkt);
+            /* display received packets */
+            for(i=0; i < nb_pkt; ++i) {
+                p = &rxpkt[i];
+                printf("---\nPkt #%d >>", i+1);
+                if (p->status == STAT_CRC_OK) {
+                    printf(" if_chain:%2d", p->if_chain);
+                    printf(" tstamp:%010u", p->count_us);
+                    printf(" size:%3u", p->size);
+                    switch (p-> modulation) {
+                        case MOD_LORA: printf(" Lora"); break;
+                        case MOD_FSK: printf(" FSK"); break;
+                        case MOD_GFSK: printf(" GFSK"); break;
+                        default: printf(" modulation?");
+                    }
+                    switch (p->datarate) {
+                        case DR_LORA_SF7: printf(" SF7"); break;
+                        case DR_LORA_SF8: printf(" SF8"); break;
+                        case DR_LORA_SF9: printf(" SF9"); break;
+                        case DR_LORA_SF10: printf(" SF10"); break;
+                        case DR_LORA_SF11: printf(" SF11"); break;
+                        case DR_LORA_SF12: printf(" SF12"); break;
+                        default: printf(" datarate?");
+                    }
+                    switch (p->coderate) {
+                        case CR_LORA_4_5: printf(" CR1(4/5)"); break;
+                        case CR_LORA_4_6: printf(" CR2(2/3)"); break;
+                        case CR_LORA_4_7: printf(" CR3(4/7)"); break;
+                        case CR_LORA_4_8: printf(" CR4(1/2)"); break;
+                        default: printf(" coderate?");
+                    }
+                    printf("\n");
+                    printf(" RSSI:%+6.1f SNR:%+5.1f (min:%+5.1f, max:%+5.1f) payload:\n", p->rssi, p->snr, p->snr_min, p->snr_max);
+                    for (j = 0; j < p->size; ++j) {
+                        printf(" %02X", p->payload[j]);
+                    }
+                    printf(" #\n");
+                } else if (p->status == STAT_CRC_BAD) {
+                    printf(" if_chain:%2d", p->if_chain);
+                    printf(" tstamp:%010u", p->count_us);
+                    printf(" size:%3u\n", p->size);
+                    printf(" CRC error, damaged packet\n\n");
+                } else if (p->status == STAT_NO_CRC){
+                    printf(" if_chain:%2d", p->if_chain);
+                    printf(" tstamp:%010u", p->count_us);
+                    printf(" size:%3u\n", p->size);
+                    printf(" no CRC\n\n");
+                } else {
+                    printf(" if_chain:%2d", p->if_chain);
+                    printf(" tstamp:%010u", p->count_us);
+                    printf(" size:%3u\n", p->size);
+                    printf(" invalid status ?!?\n\n");
+                }
+            }
+            
+            /* free the memory used for RX payload(s) */
+            for(i=0; i < nb_pkt; ++i) {
+                free(rxpkt[i].payload);
+            }
+        }
+        
+        /* send a packet every X loop */
+        if (tx_cnt >= 5) {
+            tx_cnt = 0;
+            
+            txs.rf_chain = tx_path; /* alternate between path A and B */
+            i = lgw_send(txs);
+            printf("Packet sent, rf path %d, status %d\n", txs.rf_chain, i);
+            
+            tx_path = (tx_path+1) % 2;
+        } else {
+            ++tx_cnt;
+        }
+    }
+    
+    if (exit_sig == 1) {
+        /* clean up before leaving */
+        lgw_stop();
+    }
+    
+    printf("End of test for loragw_hal.c\n");
+    return 0;
+}
+
+/* --- EOF ------------------------------------------------------------------ */
diff --git a/loragw_hal/test/test_loragw_reg.c b/loragw_hal/test/test_loragw_reg.c
new file mode 100644
index 0000000..745ec89
--- /dev/null
+++ b/loragw_hal/test/test_loragw_reg.c
@@ -0,0 +1,131 @@
+/*
+ / _____)             _              | |    
+( (____  _____ ____ _| |_ _____  ____| |__  
+ \____ \| ___ |    (_   _) ___ |/ ___)  _ \
+ _____) ) ____| | | || |_| ____( (___| | | |
+(______/|_____)_|_|_| \__)_____)\____)_| |_|
+    ©2013 Semtech-Cycleo
+
+Description:
+    Minimum test program for the loragw_spi 'library'
+*/
+
+
+/* -------------------------------------------------------------------------- */
+/* --- DEPENDANCIES --------------------------------------------------------- */
+
+#include <stdint.h>
+#include <stdio.h>
+
+#include "loragw_reg.h"
+
+/* -------------------------------------------------------------------------- */
+/* --- MAIN FUNCTION -------------------------------------------------------- */
+
+#define BURST_TEST_LENGTH   8192
+
+int main(int argc, char **argv)
+{
+    int32_t read_value, test_value;
+    uint16_t lfsr;
+    uint8_t burst_buffout[BURST_TEST_LENGTH];
+    uint8_t burst_buffin[BURST_TEST_LENGTH];
+    int i;
+    
+    printf("Beginning of test for loragw_reg.c\n");
+    
+    lgw_connect();
+    /* 2 SPI transactions:
+    -> 0x80 0x00        <- 0x00 0x00        forcing page 0
+    -> 0x01 0x00        <- 0x00 0x64        checking version
+    */
+    
+    /* --- READ TEST --- */
+    
+    lgw_reg_w(LGW_SOFT_RESET, 1);
+    lgw_reg_check(stdout);
+    
+    /* --- READ/WRITE COHERENCY TEST --- */
+    
+    /* 8b unsigned */
+    test_value = 197; /* 11000101b */
+    lgw_reg_w(LGW_IMPLICIT_PAYLOAD_LENGHT, test_value);
+    lgw_reg_r(LGW_IMPLICIT_PAYLOAD_LENGHT, &read_value);
+    printf("IMPLICIT_PAYLOAD_LENGHT = %d (should be %d)\n", read_value, test_value);
+    
+    /* 8b signed */
+    /* NO SUCH REG AVAILABLE */
+    // /* RADIO_SELECT is normally unsigned, modify it manually in loragw_reg.c */
+    // test_value = -59; /* 11000101b */
+    // lgw_reg_w(LGW_RADIO_SELECT, test_value);
+    // lgw_reg_r(LGW_RADIO_SELECT, &read_value);
+    // printf("RADIO_SELECT = %d (should be %d)\n", read_value, test_value);
+    
+    /* less than 8b, with offset, unsigned */
+    test_value = 11; /* 1011b */
+    lgw_reg_w(LGW_FRAME_SYNCH_PEAK2_POS, test_value);
+    lgw_reg_r(LGW_FRAME_SYNCH_PEAK2_POS, &read_value);
+    printf("FRAME_SYNCH_PEAK2_POS = %d (should be %d)\n", read_value, test_value);
+    
+    /* less than 8b, with offset, signed */
+    /* NO SUCH REG AVAILABLE */
+    // /* MBWSSF_FRAME_SYNCH_PEAK2_POS is normally unsigned, modify it manually in loragw_reg.c */
+    // test_value = -5; /* 1011b */
+    // lgw_reg_w(LGW_MBWSSF_FRAME_SYNCH_PEAK2_POS, test_value);
+    // lgw_reg_r(LGW_MBWSSF_FRAME_SYNCH_PEAK2_POS, &read_value);
+    // printf("MBWSSF_FRAME_SYNCH_PEAK2_POS = %d (should be %d)\n", read_value, test_value);
+    
+    /* 16b unsigned */
+    test_value = 49253; /* 11000000 01100101b */
+    lgw_reg_w(LGW_PREAMBLE_SYMB1_NB, test_value);
+    lgw_reg_r(LGW_PREAMBLE_SYMB1_NB, &read_value);
+    printf("PREAMBLE_SYMB1_NB = %d (should be %d)\n", read_value, test_value);
+    
+    /* 16b signed */
+    /* NO SUCH REG AVAILABLE */
+    // /* CAPTURE_PERIOD is normally unsigned, modify it manually in loragw_reg.c */
+    // test_value = -16283; /* 11000000 01100101b */
+    // lgw_reg_w(LGW_CAPTURE_PERIOD, test_value);
+    // lgw_reg_r(LGW_CAPTURE_PERIOD, &read_value);
+    // printf("CAPTURE_PERIOD = %d (should be %d)\n", read_value, test_value);
+    
+    /* between 8b and 16b, unsigned */
+    test_value = 3173; /* 1100 01100101b */
+    lgw_reg_w(LGW_ADJUST_MODEM_START_OFFSET_SF12_RDX4, test_value);
+    lgw_reg_r(LGW_ADJUST_MODEM_START_OFFSET_SF12_RDX4, &read_value);
+    printf("ADJUST_MODEM_START_OFFSET_SF12_RDX4 = %d (should be %d)\n", read_value, test_value);
+    
+    /* between 8b and 16b, signed */
+    test_value = -1947; /* 11000 01100101b */
+    lgw_reg_w(LGW_IF_FREQ_1, test_value);
+    lgw_reg_r(LGW_IF_FREQ_1, &read_value);
+    printf("IF_FREQ_1 = %d (should be %d)\n", read_value, test_value);
+    
+    /* --- BURST WRITE AND READ TEST --- */
+    
+    /* initialize data for SPI test */
+    lfsr = 0xFFFF;
+    for(i=0; i<BURST_TEST_LENGTH; ++i) {
+        burst_buffout[i] = (uint8_t)(lfsr ^ (lfsr >> 4));
+        /* printf("%05d # 0x%04x 0x%02x\n", i, lfsr, burst_buffout[i]); */
+        lfsr = (lfsr & 1) ? ((lfsr >> 1) ^ 0x8679) : (lfsr >> 1);
+    }
+    
+    lgw_reg_wb(LGW_TX_DATA_BUF_DATA, burst_buffout, 256);
+    lgw_reg_rb(LGW_RX_DATA_BUF_DATA, burst_buffin, 256);
+    
+    /* impossible to check in software,
+    RX_DATA_BUF_DATA is read-only,
+    TX_DATA_BUF_DATA is write only,
+    use a logic analyser */
+    
+    /* --- END OF TEST --- */
+    
+    lgw_disconnect();
+    /* no SPI transaction */
+    
+    printf("End of test for loragw_reg.c\n");
+    return 0;
+}
+
+/* --- EOF ------------------------------------------------------------------ */
diff --git a/loragw_hal/test/test_loragw_spi.c b/loragw_hal/test/test_loragw_spi.c
new file mode 100644
index 0000000..76dbeef
--- /dev/null
+++ b/loragw_hal/test/test_loragw_spi.c
@@ -0,0 +1,69 @@
+/*
+ / _____)             _              | |    
+( (____  _____ ____ _| |_ _____  ____| |__  
+ \____ \| ___ |    (_   _) ___ |/ ___)  _ \
+ _____) ) ____| | | || |_| ____( (___| | | |
+(______/|_____)_|_|_| \__)_____)\____)_| |_|
+    ©2013 Semtech-Cycleo
+
+Description:
+    Minimum test program for the loragw_spi 'library'
+    Use logic analyser to check the results.
+*/
+
+
+/* -------------------------------------------------------------------------- */
+/* --- DEPENDANCIES --------------------------------------------------------- */
+
+#include <stdint.h>
+#include <stdio.h>
+
+#include "loragw_spi.h"
+
+/* -------------------------------------------------------------------------- */
+/* --- PRIVATE MACROS ------------------------------------------------------- */
+
+#define ARRAY_SIZE(a) (sizeof(a) / sizeof((a)[0]))
+
+/* -------------------------------------------------------------------------- */
+/* --- PRIVATE CONSTANTS ---------------------------------------------------- */
+
+#define BURST_TEST_SIZE 2500 /* >> LGW_BURST_CHUNK */
+
+/* -------------------------------------------------------------------------- */
+/* --- MAIN FUNCTION -------------------------------------------------------- */
+
+int main(int argc, char **argv)
+{
+    int i;
+    int spi_device;
+    uint8_t data;
+    uint8_t dataout[BURST_TEST_SIZE];
+    uint8_t datain[BURST_TEST_SIZE];
+    
+    for (i = 0; i < BURST_TEST_SIZE; ++i) {
+        dataout[i] = 0x30 + (i % 10); /* ASCCI code for 0 -> 9 */
+        datain[i] = 0x23; /* garbage data, to be overwritten by received data */
+    }
+    
+    printf("Beginning of test for loragw_spi.c\n");
+    lgw_spi_open(&spi_device);
+    
+    /* normal R/W test */
+    lgw_spi_w(spi_device, 0xAA, 0x96);
+    lgw_spi_r(spi_device, 0x55, &data);
+    
+    /* burst R/W test */
+    lgw_spi_wb(spi_device, 0x55, dataout, ARRAY_SIZE(dataout));
+    lgw_spi_rb(spi_device, 0x55, datain, ARRAY_SIZE(datain));
+    
+    /* display results */
+    printf("data received: %d\n",data);
+    
+    lgw_spi_close(spi_device);
+    printf("End of test for loragw_spi.c\n");
+    
+    return 0;
+}
+
+/* --- EOF ------------------------------------------------------------------ */