summaryrefslogtreecommitdiff
path: root/recipes-connectivity/lora/lora-gateway
diff options
context:
space:
mode:
authorJason Reiss <jreiss@multitech.com>2019-05-21 14:17:26 -0500
committerJason Reiss <jreiss@multitech.com>2019-05-21 14:17:26 -0500
commitcc2b2b6bad0bcd17c3df129be61a67fe392cbc93 (patch)
tree92b4d2d089fff86d12dbfc4aea0fc42faf64273c /recipes-connectivity/lora/lora-gateway
parent5fc68d16e845c562c262862e7cbfe49db149e2f2 (diff)
downloadmeta-mlinux-cc2b2b6bad0bcd17c3df129be61a67fe392cbc93.tar.gz
meta-mlinux-cc2b2b6bad0bcd17c3df129be61a67fe392cbc93.tar.bz2
meta-mlinux-cc2b2b6bad0bcd17c3df129be61a67fe392cbc93.zip
lora: update packet forwarders with increased JIT peek ahead time 60ms for v1.5 and 90ms for v2.1, add additional escapes from spec scan loops
Diffstat (limited to 'recipes-connectivity/lora/lora-gateway')
-rw-r--r--recipes-connectivity/lora/lora-gateway/lora-gateway-spectral-scan-skip-fpga-reset.patch25
1 files changed, 23 insertions, 2 deletions
diff --git a/recipes-connectivity/lora/lora-gateway/lora-gateway-spectral-scan-skip-fpga-reset.patch b/recipes-connectivity/lora/lora-gateway/lora-gateway-spectral-scan-skip-fpga-reset.patch
index e4a8b2b..0b53fd0 100644
--- a/recipes-connectivity/lora/lora-gateway/lora-gateway-spectral-scan-skip-fpga-reset.patch
+++ b/recipes-connectivity/lora/lora-gateway/lora-gateway-spectral-scan-skip-fpga-reset.patch
@@ -1,5 +1,5 @@
diff --git a/util_spectral_scan/src/util_spectral_scan.c b/util_spectral_scan/src/util_spectral_scan.c
-index d2aecda..f070f4b 100644
+index d2aecda..cbc8377 100644
--- a/util_spectral_scan/src/util_spectral_scan.c
+++ b/util_spectral_scan/src/util_spectral_scan.c
@@ -30,6 +30,7 @@ Maintainer: Michael Coracin
@@ -53,7 +53,27 @@ index d2aecda..f070f4b 100644
if(x != 0) {
printf("ERROR: Failed to connect to FPGA\n");
return EXIT_FAILURE;
-@@ -382,6 +398,10 @@ int main( int argc, char ** argv )
+@@ -324,6 +340,9 @@ int main( int argc, char ** argv )
+ do {
+ wait_ms(10);
+ lgw_fpga_reg_r(LGW_FPGA_STATUS, &reg_val);
++ if (shutdown_signal_recv) {
++ break;
++ }
+ }
+ while((TAKE_N_BITS_FROM((uint8_t)reg_val, 0, 5)) != 1); /* Clear has started */
+
+@@ -346,6 +365,9 @@ int main( int argc, char ** argv )
+ do {
+ wait_ms(1000);
+ lgw_fpga_reg_r(LGW_FPGA_STATUS, &reg_val);
++ if (shutdown_signal_recv) {
++ break;
++ }
+ }
+ while((TAKE_N_BITS_FROM((uint8_t)reg_val, 5, 1)) != 1);
+
+@@ -382,6 +404,10 @@ int main( int argc, char ** argv )
}
fprintf(log_file, "\n");
printf("\n");
@@ -63,3 +83,4 @@ index d2aecda..f070f4b 100644
+ }
}
fclose(log_file);
+