summaryrefslogtreecommitdiff
path: root/mtcpmhs/ap2-lora-0.0.dtso
blob: 0b82a85f34fa805e726358c15c2f30ec6fa685ec (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
/* 
 * DTS overlay for MTCPM 0.0 hardware version.
 */

/dts-v1/;

/*
 * Location(s):
 * Put: MTCDT3/0.0/lora/ap2-lora.dtbo
 */

#include "am4372.dtsi"
#include <dt-bindings/pinctrl/am43xx.h>
#include <dt-bindings/pwm/pwm.h>
#include <dt-bindings/gpio/gpio.h>

/ {
    compatible = "ti,am437x-gp-evm", "ti,am4372", "ti,am43";
    fragment@0 {
        target-path = "/ocp@44000000/spi@481a2000";
        __overlay__ {
            status = "okay";
            dmas = <&edma_xbar 42 0 16>, <&edma_xbar 43 0 17>;
            dma-names = "tx0", "rx0";
            pinctrl-names = "default", "sleep";
            pinctrl-0 = <&spi2_pins_default>;
            pinctrl-1 = <&spi2_pins_sleep>;
            ti,spi-num-cs = <4>;
            ti,pindir-d0-out-d1-in;
            ap2-spi@0 {
                compatible = "mts,mtac";
                spi-max-frequency = <0x1e8480>;
                reg = <0x0>;
            }; /*ap2-spi0*/
            ap2-spi@1 {
                compatible = "mts,mtac";
                spi-max-frequency = <0x1e8480>;
                reg = <0x1>;
            }; /*ap2-spi1*/
            ap2-spi@2 {
                compatible = "mts,mtac";
                spi-max-frequency = <0x1e8480>;
                reg = <0x2>;
            }; /*ap2-spi2*/
        }; /*overlay*/
    }; /*fragment@0*/
};