summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorJohn Klug <john.klug@multitech.com>2017-08-07 19:08:19 -0500
committerJohn Klug <john.klug@multitech.com>2017-09-06 18:02:13 -0500
commitdc467330e9bb2194cd12f5914d53607a8bfcfa68 (patch)
tree78d54bc726fe8f88a3e3345b400c5995a4be47f7
parent2faaa5f75d8c34aa9ff326cb2fad7e668ceb61e5 (diff)
downloadmeta-multitech-dc467330e9bb2194cd12f5914d53607a8bfcfa68.tar.gz
meta-multitech-dc467330e9bb2194cd12f5914d53607a8bfcfa68.tar.bz2
meta-multitech-dc467330e9bb2194cd12f5914d53607a8bfcfa68.zip
Add chip select to SPI bus, and remove alias which breaks device creation for SPI0_NPCS2
-rw-r--r--recipes-kernel/linux/linux-3.12.27/mtcap/linux-3.12-mtcap-device-tree.patch11
1 files changed, 8 insertions, 3 deletions
diff --git a/recipes-kernel/linux/linux-3.12.27/mtcap/linux-3.12-mtcap-device-tree.patch b/recipes-kernel/linux/linux-3.12.27/mtcap/linux-3.12-mtcap-device-tree.patch
index 9c00b0f..29096ca 100644
--- a/recipes-kernel/linux/linux-3.12.27/mtcap/linux-3.12-mtcap-device-tree.patch
+++ b/recipes-kernel/linux/linux-3.12.27/mtcap/linux-3.12-mtcap-device-tree.patch
@@ -1,7 +1,7 @@
diff -Naru linux-3.12.27.orig/arch/arm/boot/dts/mtcap.dts linux-3.12.27/arch/arm/boot/dts/mtcap.dts
--- linux-3.12.27.orig/arch/arm/boot/dts/mtcap.dts 1969-12-31 18:00:00.000000000 -0600
-+++ linux-3.12.27/arch/arm/boot/dts/mtcap.dts 2017-02-24 14:31:20.750798116 -0600
-@@ -0,0 +1,230 @@
++++ linux-3.12.27/arch/arm/boot/dts/mtcap.dts 2017-08-17 13:52:00.360044710 -0500
+@@ -0,0 +1,235 @@
+/*
+ * DTS file for Multi-Tech Systems MTCAP Hardware
+ */
@@ -112,7 +112,7 @@ diff -Naru linux-3.12.27.orig/arch/arm/boot/dts/mtcap.dts linux-3.12.27/arch/arm
+ };
+ };
+
-+ spi0: spi@f0000000 {
++ spi@f0000000 {
+ status = "okay";
+ cs-gpios = <&pioA 7 0>, <0>, <0>, <0>;
+ lora-spi@0 {
@@ -120,6 +120,11 @@ diff -Naru linux-3.12.27.orig/arch/arm/boot/dts/mtcap.dts linux-3.12.27/arch/arm
+ spi-max-frequency = <2000000>;
+ reg = <0>;
+ };
++ lora-spi@1 {
++ compatible = "spidev";
++ spi-max-frequency = <2000000>;
++ reg = <1>;
++ };
+ };
+
+ dbgu: serial@fffff200 {