summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorJohn Klug <john.klug@multitech.com>2021-11-01 08:05:40 -0500
committerJohn Klug <john.klug@multitech.com>2021-12-29 08:26:41 -0600
commitd890391ef975270f20c26bcbbf10fa73f2e6a708 (patch)
tree2a58e60d168c0df7d766b68f2e2b6aeb8ec507c4
parent24841df566df97de80e860a6f84634ee43266a7a (diff)
downloadmeta-multitech-atmel-d890391ef975270f20c26bcbbf10fa73f2e6a708.tar.gz
meta-multitech-atmel-d890391ef975270f20c26bcbbf10fa73f2e6a708.tar.bz2
meta-multitech-atmel-d890391ef975270f20c26bcbbf10fa73f2e6a708.zip
Resets for new GPIO controllers
-rw-r--r--recipes-bsp/at91bootstrap/at91bootstrap-3.8.12/0005-at91bootstrap-3.8-mtcdt.patch14
1 files changed, 12 insertions, 2 deletions
diff --git a/recipes-bsp/at91bootstrap/at91bootstrap-3.8.12/0005-at91bootstrap-3.8-mtcdt.patch b/recipes-bsp/at91bootstrap/at91bootstrap-3.8.12/0005-at91bootstrap-3.8-mtcdt.patch
index 14f01eb..117f4be 100644
--- a/recipes-bsp/at91bootstrap/at91bootstrap-3.8.12/0005-at91bootstrap-3.8-mtcdt.patch
+++ b/recipes-bsp/at91bootstrap/at91bootstrap-3.8.12/0005-at91bootstrap-3.8-mtcdt.patch
@@ -1,7 +1,7 @@
diff -Naru orig/board/at91sam9x5ek/at91sam9x5ek.c new/board/at91sam9x5ek/at91sam9x5ek.c
--- orig/board/at91sam9x5ek/at91sam9x5ek.c 2020-09-10 16:30:43.653327254 -0500
+++ new/board/at91sam9x5ek/at91sam9x5ek.c 2020-09-10 16:16:38.597352272 -0500
-@@ -56,6 +56,37 @@
+@@ -56,6 +56,47 @@
writel(0xFF, RTC_SCCR + AT91C_BASE_RTC);
}
@@ -22,13 +22,23 @@ diff -Naru orig/board/at91sam9x5ek/at91sam9x5ek.c new/board/at91sam9x5ek/at91sam
+ * from loading. Once the VID/PID is bad, a
+ * reboot will preserve the bad VID/PID, so
+ * a power cycle is then required.
++ * PD16 and PD15 are the GPIO expander reset pins
++ * for MTCDT 0.2, and Secure Element Reset and
++ * AP2_TBD3 in MTCDT 0.1 and 0.0. No one should be using
++ * AP2_TBD3 in prior designs, and Secure Element
++ * was never used/populated.
++ * For the PCA9557, tw(rst) is listed as 6nS on page
++ * 16 of Product Data Sheet Revision 7, 10 December 2013.
+ */
++ {"N_GPIO_EXP1_RESET",AT91C_PIN_PD(16), 0, PIO_DEFAULT, PIO_OUTPUT},
++ {"N_GPIO_EXP2_RESET",AT91C_PIN_PC(26), 0, PIO_DEFAULT, PIO_OUTPUT},
+ {"GNSS-RESET",AT91C_PIN_PD(15), 0, PIO_PULLUP, PIO_OUTPUT},
-+ {"SECURE-RESET",AT91C_PIN_PD(16), 1, PIO_PULLUP, PIO_OUTPUT},
+ {"MTQ-RESET",AT91C_PIN_PD(17), 1, PIO_PULLUP, PIO_OUTPUT},
+ {"USBHUB-RESET",AT91C_PIN_PD(18), 1, PIO_PULLUP, PIO_OUTPUT},
+ {"GNSS-INT",AT91C_PIN_PD(19), 1, PIO_PULLUP, PIO_OUTPUT},
+ {"WIFI-BT-LPMODE",AT91C_PIN_PD(20), 0, PIO_PULLUP, PIO_INPUT},
++ {"N_GPIO_EXP1_RESET",AT91C_PIN_PD(16), 1, PIO_DEFAULT, PIO_OUTPUT},
++ {"N_GPIO_EXP2_RESET",AT91C_PIN_PC(26), 1, PIO_DEFAULT, PIO_OUTPUT},
+ {(char *)0, 0, 0, PIO_DEFAULT, PIO_PERIPH_A},
+ };
+